







THVD2410, THVD2450 SLLSF20B - JULY 2019 - REVISED OCTOBER 2021

THVD24x0 ±70-V Fault-Protected 3.3-V to 5-V RS-485 Transceivers With IEC ESD

1 Features

- Meets or exceeds the requirements of the TIA/EIA-485A and TIA/EIA-422B standards
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- 3-V to 5.5-V supply voltage
- Differential output exceeds 2.1 V for PROFIBUS compatibility with 5-V supply
- Bus I/O protection
 - ±70-V DC bus fault
 - ±16-kV HBM ESD
 - ±12-kV IEC 61000-4-2 contact discharge
 - ±12-kV IEC 61000-4-2 air-gap discharge
 - ±4-kV IEC 61000-4-4 fast transient burst
- Half-duplex devices available in two speed grades
 - THVD2410: 500 kbps
 - THVD2450: 50 Mbps
- Extended ambient temperature range: -40°C to 125°C
- Extended operational common-mode range: ±25 V
- Enhanced receiver hysteresis for noise immunity
- Low power consumption
 - Low shutdown supply current: < 1 μA
 - Current during operation: < 5.6 mA
- Glitch-free power-up/down for hot plug-in capability
- Open, short, and idle bus failsafe
- Thermal shutdown
- 1/8 unit load (up to 256 bus nodes)
- Small VSON and VSSOP packages to save board space or SOIC for drop-in compatibility

2 Applications

- Motor drives
- Factory automation and control
- **HVAC** systems
- **Building automation**
- Grid infrastructure
- Electricity meters
- **Process analytics**
- Video surveillance

3 Description

THVD2410 and THVD2450 are ±70-V fault-protected, half-duplex, RS-422/RS-485 transceivers operating on a single 3-V to 5.5-V supply. Bus interface pins are protected against overvoltage conditions during all modes of operation ensuring robust communication in rugged industrial environments.


These devices feature integrated IEC ESD protection, eliminating the need for external system-level components. Extended ±25-V input protection common-mode range guarantees reliable data communication over longer cable run lengths and/or in the presence of large ground loop voltages. Enhanced 250-mV receiver hysteresis ensures high noise rejection. In addition, the receiver fail-safe feature guarantees a logic high when the inputs are open or shorted together.

THVD24x0 devices are available in small VSSOP and VSON packages for space-constrained applications. These devices are characterized over ambient free-air temperatures from -40°C to 125°C.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
T. II / D. A. / A.	VSON (8)	3.00 mm × 3.00 mm
THVD2410 THVD2450	VSSOP (8)	3.00 mm × 3.00 mm
	SOIC (8)	4.90 mm × 3.91 mm

For all available packages, see the orderable addendum at the end of the data sheet.



THVD2410 and THVD2450 Simplified Schematic



Table of Contents

1 Features	1	8.1 Overview	12
2 Applications	1	8.2 Functional Block Diagrams	
3 Description		8.3 Feature Description	
4 Revision History		8.4 Device Functional Modes	13
5 Pin Configuration and Functions		9 Application and Implementation	
6 Specifications		9.1 Application Information	
6.1 Absolute Maximum Ratings		9.2 Typical Application	
6.2 ESD Ratings		10 Power Supply Recommendations	
6.3 ESD Ratings [IEC]		11 Layout	
6.4 Recommended Operating Conditions		11.1 Layout Guidelines	
6.5 Thermal Information		11.2 Layout Example	
6.6 Power Dissipation	5	12 Device and Documentation Support	
6.7 Electrical Characteristics	<mark>6</mark>	12.1 Device Support	
6.8 Switching Characteristics: THVD2410	7	12.2 Receiving Notification of Documentation	
6.9 Switching Characteristics: THVD2450		12.3 Support Resources	•
6.10 Typical Characteristics		12.4 Trademarks	
7 Parameter Measurement Information		12.5 Electrostatic Discharge Caution	<mark>22</mark>
8 Detailed Description	12	12.6 Glossary	
4 Revision History			
Changes from Revision A (October 2019) t	o Revisior	n B (October 2021)	Page
Added Feature "Functional Safety-Capable	ə"		1
Change from Devision * / July 2040) to De		O-4-h - 11 0040)	
Changes from Revision * (July 2019) to Re			Page
· Deleted the product preview note from TH'	VD2410 in	the Device Information table	1



5 Pin Configuration and Functions




Figure 5-1. D (SOIC) and DGK (VSSOP), 8-Pin Packages, Top View




Figure 5-2. DRB (VSON), 8-Pin Package, Top View

Table 5-1. Pin Functions

	P	IN		I/O	DESCRIPTION
NAME	D	DGK	DRB	1/0	DESCRIPTION
Α	6	6	6	Bus input/output	Bus I/O port, A (complementary to B)
В	7	7	7	Bus input/output	Bus I/O port, B (complementary to A)
D	4	4	4	Digital input	Driver data input
DE	3	3	3	Digital input	Driver enable, active high (2-MΩ internal pull-down)
GND	5	5	5	Ground	Device ground
R	1	1	1	Digital output	Receive data output
V _{CC}	8	8	8	Power	3.3-V to 5-V supply
RE	2	2	2	Digital input	Receiver enable, active low (2-MΩ internal pull-up)
Thermal Pad	_	_	_	_	No electrical connection. Should be connected to GND plane for optimal thermal performance



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage	Vcc	-0.5	7	V
Bus voltage	Range at any bus pin (A or B) as differential or common-mode with respect to GND	-70	70	V
Input voltage	Range at any logic pin (D, DE, or RE)	-0.3	5.7	V
Receiver output current	Io	-24	24	mA
Storage temperature	T _{stg}	-65	170	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/	Bus terminals and GND	±16,000	V
V _(ESD)	Electrostatic discharge	JEDEC JS-001 ⁽¹⁾	All pins except bus terminals and GND	±8,000	V
		Charged-device model (CDM), per ANSI/ESDA/JI	EDEC JS-002 ⁽²⁾	±1,500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings [IEC]

				VALUE	UNIT
V _(ESD) Electrostatic discharge		Contact discharge, per IEC 61000-4-2	Bus terminals and GND	±12,000	V
V _(ESD)	Electrostatic discharge	Air-gap discharge, per IEC 61000-4-2	Bus terminals and GND	±12,000	v
V _(EFT)	Electrical fast transient	Per IEC 61000-4-4	Bus terminals	±4,000	V

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	Supply voltage			5.5	V
VI	Input voltage at any bus term	ninal (separately or common mode) ⁽¹⁾	-25		25	V
V _{IH}	High-level input voltage (driv	er, driver enable, and receiver enable inputs)	2			V
V _{IL}	Low-level input voltage (drive	er, driver enable, and receiver enable inputs)			0.8	V
V _{ID}	Differential input voltage		-25		25	V
Io	Output current, driver		-60		60	mA
I _{OR}	Output current, receiver		-8		8	mA
R _L	Differential load resistance		54	60		Ω
1.14	Cianalina rata	THVD2410			500	kbps
1/t _{UI}	Signaling rate	THVD2450			50	Mbps
T _A	Operating ambient temperate	Operating ambient temperature			125	°C
TJ	Junction temperature		-40		150	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.5 Thermal Information

		THVD2410 THVD2450	THVD2410 THVD2450	THVD2410 THVD2450	
THERMAL METRIC(1)		D (SOIC)	DGK (VSSOP)	DRB (VSON)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.9	164.0	47.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.1	49.5	49.4	°C/W
R _{eJB}	Junction-to-board thermal resistance	60.1	85.5	20.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.1	5.1	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	59.2	83.7	20.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	5.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Power Dissipation

	PARAMETER	TEST CONDITIONS			VALUE	UNIT
		Unterminated	THVD2410	500 kbps	130	mW
	Driver and receiver enabled, $V_{CC} = 5.5 \text{ V}$, $T_A = 125 ^{\circ}\text{C}$, random data (PRBS7) at signaling rate	$R_L = 300 \Omega$, $C_L = 50 pF (driver)$	THVD2450	50 Mbps	340	IIIVV
D		RS-422 load R _L = 100 Ω , C _L = 50 pF (driver)	THVD2410	500 kbps	170	mW
P _D			THVD2450	50 Mbps	340	IIIVV
		RS-485 load	THVD2410	500 kbps	240	mW
		$R_L = 54 \Omega$, $C_L = 50 pF (driver)$	THVD2450	50 Mbps	370	11177



6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). All typical values are at 25° C and supply voltage of V_{CC} = 5 V.

= 5 V.	PARAMETER	Ti	EST CONDITIONS		MIN	TYP	MAX	UNIT
Driver								
		$R_{L} = 60 \Omega, -25 V \le V_{test} \le 25 V$	/ (See Figure 7-1)		1.5	3.3		V
	Driver differential output	$R_L = 60 \Omega, -25 V \le V_{test} \le 25 V$	<u> </u>	See Figure 7-1)	2.1	3.3		V
V _{OD}	voltage magnitude	R_L = 100 Ω (See Figure 7-2)	, 00	,	2	4		V
		$R_L = 54 \Omega$ (See Figure 7-2)			1.5	3.3		V
Δ V _{OD}	Change in differential output voltage		re 7-2)		-50		50	mV
V _{oc}	Common-mode output voltage	R_L = 54 Ω or 100 Ω (See Figu	re 7-2)		1	V _{CC} /2	3	V
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage	R_L = 54 Ω or 100 Ω (See Figu	re 7-2)		-50		50	mV
I _{OS}	Short-circuit output current	DE = V _{CC} , -70 V ≤ (V _A or V _B) :	≤ 70 V		-250		250	mA
Receiver	•	•			,	,		
				V _I = 12 V		75	125	
	Decision of summer	DE = 0.//./ = 0.// 5.5//	DE = 0 V, V _{CC} = 0 V	V _I = 25 V		150	250	
I _I	Bus input current	DE = 0 V, V _{CC} = 0 V or 5.5 V	or 5.5 V	V _I = -7 V	-100	-40		μA
				V _I = -25 V	-250	-150		
V _{TH+}	Positive-going input threshold voltage ⁽¹⁾		ı		40	125	200	mV
V _{TH-}	Negative-going input threshold voltage ⁽¹⁾	Over common-mode range of	± 25 V		-200	-125	-40	mV
V _{HYS}	Input hysteresis	-				250		mV
V _{TH_FSH}	Input fail-safe threshold	-			-40		40	mV
C _{A,B}	Input differential capacitance	Measured between A and B, f	= 1 MHz			50		pF
V _{OH}	Output high voltage	I _{OH} = -8 mA			V _{CC} - 0.4	V _{CC} - 0.2		V
V _{OL}	Output low voltage	I _{OL} = 8 mA				0.2	0.4	V
l _{oz}	Output high-impedance current	$V_0 = 0 \text{ V or } V_{CC}, \overline{RE} = V_{CC}$			-1		1	μΑ
Logic		1					,	
I _{IN}	Input current (DE)	$3 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{IN} \le$	V _{CC}				5	μA
I _{IN}	Input current (D, RE)	$3 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{IN} \le$	V _{CC}		-5			μA
Thermal F	Protection						'	
T _{SHDN}	Thermal shutdown threshold	Temperature rising			150	170		°C
T _{HYS}	Thermal shutdown hysteresis					10		°C
Supply	•	•		-		,		
		Driver and receiver enabled		RE = 0 V, DE = V _{CC} , No load		3.5	5.6	mA
L.	Supply ourrort (aviaces +1)	Driver enabled, receiver disab	led	$\overline{RE} = V_{CC}$, $DE = V_{CC}$, No load		2.5	4.4	mA
Icc	Supply current (quiescent)	Driver disabled, receiver enab	led	RE = 0 V, DE = 0 V, No load		1.8	2.4	mA

⁽¹⁾ Under any specific conditions, V_{TH+} is assured to be at least V_{HYS} higher than V_{TH-} .



6.8 Switching Characteristics: THVD2410

500-kbps device (THVD2410) over recommended operating conditions. All typical values are at 25°C and supply voltage of $V_{CC} = 5 \text{ V}$.

vCC - 2 /										
	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT			
Driver										
t _r , t _f	Differential output rise/fall time			240	280	600	ns			
t _{PHL} , t _{PLH}	Propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See Figure 7-3		275	350	ns			
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					10	ns			
t _{PHZ} , t _{PLZ}	Disable time				45	95	ns			
	Funda time	RE = 0 V	See Figure 7-4 and		175	270	ns			
t _{PZH} , t _{PZL}	Enable time	RE = V _{CC}	Figure 7-5		1.5	4	μs			
t _{SHDN}	Time to shutdown	RE = V _{CC}		50		500	ns			
Receiver						'				
t _r , t _f	Output rise/fall time				13	20	ns			
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF	See Figure 7-6		50	80	ns			
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					7	ns			
t _{PHZ} , t _{PLZ}	Disable time				30	40	ns			
t _{PZH(1)} ,		DE = V _{CC}	See Figure 7-7		90	120	ns			
t _{PZL(1)} , t _{PZH(2)} , t _{PZL(2)}	Enable time	DE = 0 V	See Figure 7-8		2	4	μs			
t _{D(OFS)}	Delay to enter fail-safe operation	C = 15 pF	See Figure 7.0	7	10	18	μs			
t _{D(FSO)}	Delay to exit fail-safe operation	C _L = 15 pF	See Figure 7-9	35	45	60	ns			
t _{SHDN}	Time to shutdown	DE = 0 V	See Figure 7-8	50		500	ns			


6.9 Switching Characteristics: THVD2450

50-Mbps device (THVD2450) over recommended operating conditions. All typical values are at 25°C and supply voltage of V_{CC} = 5 V.

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Driver							
t _r , t _f	Differential output rise/fall time				5	7	ns
t _{PHL} , t _{PLH}	Propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See Figure 7-3	5	10	16	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					3.5	ns
t _{PHZ} , t _{PLZ}	Disable time				11	30	ns
	Enable time	RE = 0 V	See Figure 7-4 and		8	25	ns
t _{PZH} , t _{PZL}	Enable time	RE = V _{CC}	Figure 7-5		1.5	4	μs
t _{SHDN}	Time to shutdown	RE = V _{CC}		50		500	ns
Receiver			<u>'</u>			'	
t _r , t _f	Output rise/fall time				2	6	ns
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF	See Figure 7-6		40	55	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					4	ns
t _{PHZ} , t _{PLZ}	Disable time				7	15	ns
t _{PZH(1)} ,		DE = V _{CC}	See Figure 7-7		50	70	ns
$t_{PZL(1)}$, $t_{PZH(2)}$, $t_{PZL(2)}$	Enable time	DE = 0 V	See Figure 7-8		2	4	μs
t _{D(OFS)}	Delay to enter fail-safe operation	C = 15 pE	Soo Figure 7.0	7	10	18	μs
t _{D(FSO)}	Delay to exit fail-safe operation	- C _L = 15 pF	See Figure 7-9	25	35	50	ns
t _{SHDN}	Time to shutdown	DE = 0 V	See Figure 7-8	50		500	ns




6.10 Typical Characteristics





6.10 Typical Characteristics (continued)





7 Parameter Measurement Information




Figure 7-1. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 7-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load






Figure 7-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



Copyright © 2017, Texas Instruments Incorporated


Figure 7-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load



Copyright © 2017, Texas Instruments Incorporated

Figure 7-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load









Figure 7-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays









Figure 7-7. Measurement of Receiver Enable/Disable Times With Driver Enabled






Copyright © 2017, Texas Instruments Incorporated

Figure 7-8. Measurement of Receiver Enable Times With Driver Disabled





Copyright © 2017, Texas Instruments Incorporated

Figure 7-9. Measurement of Fail-Safe Delay

8 Detailed Description

8.1 Overview

THVD2410 and THVD2450 are fault-protected, half duplex RS-485 transceivers available in two speed grades suitable for data transmission up to 500 kbps and 50 Mbps respectively. The devices have active-high driver enables and active-low receiver enables. A shutdown current of less than 1 μA can be achieved by disabling both driver and receiver.

8.2 Functional Block Diagrams




Figure 8-1. THVD2410 and THVD2450 Block Diagram

8.3 Feature Description

8.3.1 ±70-V Fault Protection

THVD24x0 transceivers have extended bus fault protection compared to standard RS-485 devices. Transceivers that operate in rugged industrial environments are often exposed to voltage transients greater than the -7 V to +12 V defined by the TIA/EIA-485A standard. To protect against such conditions, the generic RS-485 devices with lower absolute maximum ratings requires expensive external protection components. To simplify system design and reduce overall system cost, THVD24x0 devices are protected up to ±70 V without the need for any external components.

8.3.2 Integrated IEC ESD and EFT Protection

Internal ESD protection circuits protect the transceivers against electrostatic discharges (ESD) according to IEC 61000-4-2 of up to ±12 kV and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±4 kV. THVD24x0 ESD structures help to limit voltage excursions and recover from them quickly that they allow EFT Criterion A at the system level (no data loss when transient noise is present).

8.3.3 Driver Overvoltage and Overcurrent Protection

The THVD24x0 drivers are protected against any DC supply shorts in the range of -70 V to +70 V. The devices internally limit the short circuit current to ± 250 mA in order to comply with the TIA/EIA-485A standard. In addition, a fold-back current limiting circuit further reduces the driver short circuit current to less than ± 5 mA if the output fault voltage exceeds $|\pm 25$ V|.

All devices feature thermal shutdown protection that disables the driver and the receiver if the junction temperature exceeds the T_{SHDN} threshold due to excessive power dissipation.

8.3.4 Enhanced Receiver Noise Immunity

The differential receivers of THVD24x0 feature fully symmetric thresholds to maintain duty cycle of the signal even with small input amplitudes. In addition, 250 mV (typical) hysteresis ensures excellent noise immunity.



8.3.5 Receiver Fail-Safe Operation

The receivers are fail-safe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- · Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the receiver outputs a fail-safe logic high state if the input amplitude stays for longer than $t_{D(OFS)}$ at less than $|V_{TH\ FSH}|$.

8.3.6 Low-Power Shutdown Mode

Driving DE low and \overline{RE} high for longer than 500 ns puts the devices into the shutdown mode. If either DE goes high or \overline{RE} goes low, the counters reset. The devices does not enter the shutdown mode if the enable pins are in disable state for less than 50 ns. This feature prevents the devices from accidentally going into shutdown mode due to skew between DE and \overline{RE} .

8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse: B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT ENABLE OUTPUTS FUNCTION D DE В Α Н Н Η L Actively drive bus high L L Н Actively drive bus low Ζ Ζ Χ L Driver disabled Χ OPEN Ζ Ζ Driver disabled by default **OPEN** L Н Н Actively drive bus high by default

Table 8-1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is higher than the positive input threshold, V_{TH+} , the receiver output, R, turns high. When V_{ID} is lower than the negative input threshold, V_{TH-} , the receiver output, R, turns low. If V_{ID} is between V_{TH+} and V_{TH-} , the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), or he bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

Table 8-2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION		
$V_{ID} = V_A - V_B$	RE	R	FUNCTION		
$V_{TH+} < V_{ID}$	L	Н	Receive valid bus high		
$V_{TH-} < V_{ID} < V_{TH+}$	L	?	Indeterminate bus state		
V _{ID} < V _{TH-}	L	L	Receive valid bus low		
X	Н	Z	Receiver disabled		
X	OPEN	Z	Receiver disabled by default		
Open-circuit bus	L	Н	Fail-safe high output		
Short-circuit bus	L	Н	Fail-safe high output		
Idle (terminated) bus	L	Н	Fail-safe high output		



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

THVD2410 and THVD2450 are fault-protected, half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. For these devices, the driver and receiver enable pins allow for the configuration of different operating modes.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




Figure 9-1. Typical RS-485 Network With Half-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.






Figure 9-2. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (that is, 50 Mbps for the THVD2450) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections of varying phase as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 × 10⁸ m/s)
- v is the signal velocity of the cable or trace as a factor of c

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD24x0 devices consist of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



9.2.1.4 Transient Protection

The bus pins of the THVD24x0 transceivers include on-chip ESD protection against ± 30 -kV HBM and ± 12 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model. As stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method.




Figure 9-3. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

Figure 9-4 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




Figure 9-4. Power Comparison of ESD, EFT, and Surge Transients

In the case of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Figure 9-5 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




Figure 9-5. Comparison of Transient Energies



9.2.2 Detailed Design Procedure

Figure 9-6 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. Table 9-1 shows the associated bill of materials. SMAJ30CA TVS diodes are rated to operate up to 30 V. This ensures the protection diodes do not conduct if a direct RS-485 bus shorts to 24-V DC industrial power rail.




Figure 9-6. Transient Protection Against Surge Transients for Half-Duplex Devices


Table 9-1. Components List⁽¹⁾

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	RS-485 transceiver	THVD24x0	TI
TVS	Bidirectional 400-W transient suppressor	SMAJ30CA	Littelfuse

(1) See Device Support



9.2.3 Application Curves



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.



11 Layout

11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use $1-k\Omega$ to $10-k\Omega$ pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.

11.2 Layout Example




Figure 11-1. Half-Duplex Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 2-Nov-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THVD2410DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	2410	Samples
THVD2410DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2410	Samples
THVD2410DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2410	Samples
THVD2450DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	2450	Samples
THVD2450DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2450	Samples
THVD2450DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2450	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 2-Nov-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Sep-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD2410DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THVD2410DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD2410DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THVD2450DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THVD2450DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THVD2450DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD2450DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 9-Sep-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD2410DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THVD2410DR	SOIC	D	8	2500	356.0	356.0	35.0
THVD2410DRBR	SON	DRB	8	3000	367.0	367.0	35.0
THVD2450DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THVD2450DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
THVD2450DR	SOIC	D	8	2500	356.0	356.0	35.0
THVD2450DRBR	SON	DRB	8	3000	367.0	367.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated