

$2M \times 4$ BANKS $\times 32$ BITS SDRAM

Table of Contents-

1.	GENE	RAL DESCRIPTION	3
2.	FEAT	JRES	3
3.	ORDE	R INFORMATION	3
4.	BALL	CONFIGURATION	4
5.		DESCRIPTION	
6.	BLOC	K DIAGRAM	6
	6.1	Block diagram of single chip	6
	6.2	Block diagram of Dual-Die-Package (DDP)	
7.	FUNC		
	7.1	Power Up and Initialization	8
	7.2	Programming Mode Register Set command	
	7.3	Bank Activate Command	
	7.4	Read and Write Access Modes	
	7.5	Burst Read Command	9
	7.6	Burst Command	9
	7.7	Read Interrupted by a Read	9
	7.8	Read Interrupted by a Write	9
	7.9	Write Interrupted by a Write	9
	7.10	Write Interrupted by a Read	9
	7.11	Burst Stop Command	10
	7.12	Addressing Sequence of Sequential Mode	10
	7.13	Addressing Sequence of Interleave Mode	10
	7.14	Auto-precharge Command	11
	7.15	Precharge Command	11
	7.16	Self Refresh Command	11
	7.17	Power Down Mode	12
	7.18	No Operation Command	12
	7.19	Deselect Command	12
	7.20	Clock Suspend Mode	12
8.		ATION MODE	
9.	ELEC.	TRICAL CHARACTERISTICS	14
	9.1	Absolute Maximum Ratings	14
	9.2	Recommended DC Operating Conditions	14
	9.3	Capacitance	14
	9.4	DC Characteristics	15
	9.5	AC Characteristics and Operating Condition	16
10.	TIMIN	G WAVEFORMS	18
	10.1	Command Input Timing	18
	10.2	Read Timing	19

		see winbond	
_	10.3	Control Timing of Input/Output Data	20
	10.4	Mode Register Set Cycle	
11.	OPER	ATINOPERATING TIMING EXAMPLE	
	11.1	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)	22
	11.2	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge)	
	11.3	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)	24
	11.4	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)	25
	11.5	Interleaved Bank Write (Burst Length = 8)	26
	11.6	Interleaved Bank Write (Burst Length = 8, Auto-precharge)	27
	11.7	Page Mode Read (Burst Length = 4, CAS Latency = 3)	28
	11.8	Page Mode Read/Write (Burst Length = 8, CAS Latency = 3)	29
	11.9	Auto-precharge Read (Burst Length = 4, CAS Latency = 3)	30
	11.10	Auto-precharge Write (Burst Length = 4)	31
	11.11	Auto Refresh Cycle	32
	11.12	Self Refresh Cycle	33
	11.13	Bust Read and Single Write (Burst Length = 4, CAS Latency = 3)	
	11.14	Power down Mode	35
	11.15	Auto-precharge Timing (Read Cycle)	
	11.16	Auto-precharge Timing (Write Cycle)	37
	11.17	Timing Chart of Read to Write Cycle	38
	11.18	Timing Chart of Write to Read Cycle	
	11.19	Timing Chart of Burst Stop Cycle (Burst Stop Command)	39
	11.20	Timing Chart of Burst Stop Cycle (Precharge Command)	
	11.21	CKE/DQM Input Timing (Write Cycle)	
	11.22	CKE/DQM Input Timing (Read Cycle)	
12.	PACK	AGE SPECIFICATION	42
13.	REVIS	SION HISTORY	43

-

FEES winbond

1. GENERAL DESCRIPTION

W9825G2JB is a high-speed synchronous dynamic random access memory (SDRAM), organized as 2,097,152 words \times 4 banks \times 32 bits. W9825G2JB delivers a data bandwidth of up to 166M words per second. For different application, W9825G2JB is sorted into two speed grades: -6, -75. The -6/-6l is compliant to the 166MHz/CL3 specification, (the -6l grade which is guaranteed to support -40°C \sim 85°C), the -75/75I is compliant to the PC133/CL3 specification (the 75I grade which is guaranteed to support -40°C \sim 85°C).

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle.

The multiple bank nature enables interleaving among internal banks to hide the precharging time.By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9825G2JB is ideal for main memory in high performance applications.

2. FEATURES

- 3.3V ± 0.3V power supply
- 2.7V~3.6V for -6I/-75/75I speed grades power supply
- Up to 166 MHz Clock Frequency
- 2,097,152 words \times 4 banks \times 32 bits organization
- Self Refresh Current: Standard and Low Power
- CAS Latency: 2 & 3
- Burst Length: 1, 2, 4, 8 and full page
- Sequential and Interleave Burst
- Burst read, single write operation
- Byte data controlled by DQM0-3
- Auto-precharge and controlled precharge
- Burst read, single write operation
- 4K Refresh Cycles/64 mS
- Interface: LVTTL
- Packaged in TFBGA 90 Ball (8 x13 mm²), using Lead free materials with RoHS compliant
- Dual-Die-Package (DDP), two pieces of 128M bits chip sealed in one package

3. ORDER INFORMATION

PART NUMBER	SPEED GRADE	SELF REFRESH CURRENT (MAX)	OPERATING TEMPERATURE
W9825G2JB-6	166MHz/CL3	4 mA	0°C ~ 70°C
W9825G2JB-6I	166MHz/CL3	4 mA	-40°C ~ 85°C
W9825G2JB-75	133MHz/CL3	4 mA	0°C ~ 70°C
W9825G2JB75I	133MHz/CL3	4 mA	-40°C ~ 85°C

			Top Vie	W				
1	12	3 4	45	6	7	8	9	
A DQ26 B DQ28 C VSSQ D VSSQ D VSSQ F VDDQ F VDDQ F VSS G A4 H A7 J CLK VDQ A4 H A7 CLK VDQ R VDQ N VSSQ P VSS C VSSQ P VSS C VSSQ P VSSQ R VDDQ R VSS C VSSQ P VSSQ P VSS C VSSQ P VDQ P VSSQ P VDQ P VSSQ P VDQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P VSSQ P D Q111 DQ113 DQ13	$ \begin{array}{c} & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & $	DQ14 VSSQ			\bigcirc	$ \bigcirc DQ23 \\ VSSQ \\ DQ20 \\ DQ18 \\ DQ18 \\ DQ16 \\ DQM2 \\ A0 \\ BS1 \\ CS# \\ DQ5 \\ DQ5 \\ DQ5 \\ DQ3 \\ VSSQ \\ DQ0 $	DQ21 DQ19 VDDQ VDDQ VDDQ VSSQ VDD A1 A1 A11 DQM0 VSSQ VDDQ VDDQ VDDQ VDDQ DQ4 DQ4 DQ2	


5. BALL DESCRIPTION


BALL NUMBER	SYMBOL	FUNCTION	DESCRIPTION
G8,G9,F7,F3,G1,G2, G3,H1,H2,J3,G7,H9	A0-A11	Address	Multiplexed pins for row and column address. Row address: A0–A11. Column address: A0–A8. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1.
J7,H8	BS0, BS1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during address latch time.
R8,N7,R9,N8,P9,M8 ,M7,L8,L2,M3,M2,P1 ,N2,R1,N3,R2,E8,D7 ,D8,B9,C8,A9,C7,A8 ,A2,C3,A1,C2,B1,D2 ,D3,E2	DQ0-DQ31	Data Input/ Output	Multiplexed pins for data output and input.
8L	CS	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
19	RAS	Row Address Strobe	Command input. When sampled at the rising edge of the clock \overrightarrow{RAS} , \overrightarrow{CAS} and \overrightarrow{WE} define the operation to be executed.
K7	CAS	Column Address Strobe	Referred to RAS
К8	WE	Write Enable	Referred to RAS
K9,K1,F8,F2	DQM0~3	Input/Output mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.
J1	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.
J2	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
A7,F9,L7,R7	VDD	Power	Power for input buffers and logic circuit inside DRAM.
A3,F1,L3,R3	VSS	Ground	Ground for input buffers and logic circuit inside DRAM.
B2,B7,C9,D9,E1,L1, M9,N9,P2,P7	VDDQ	Power for I/O buffer	Separated power from VDD, to improve DQ noise immunity.
B8,B3,C1,D1,E9,L9, M1,N1,P3,P8	VSSQ	Ground for I/O buffer	Separated ground from VSS, to improve DQ noise immunity.
E3,E7,H3,H7,K2,K3	NC	No Connection	No connection



6. BLOCK DIAGRAM

6.1 Block diagram of single chip





Note:

There two same 8M x16 SDRAM chips sealed in this product. The specification in the following pages are for the one chip, the 128M bits SDRAM' except output slew rate, IDD and ball capacitance. Although each die is tested individually within the dual-die package, some stacked die test results may vary from a like-die tested within a monolithic die package.

W9825G2JB



7. FUNCTIONAL DESCRIPTION

7.1 Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs.

During power up, all VDD and VDDQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed VDD + 0.3V on any of the input pins or VDD supplies. After power up, an initial pause of 200 μ S is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

7.2 Programming Mode Register Set command

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of RAS, \overline{CAS} , \overline{CS} and \overline{WE} at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to t_{RSC} has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

7.3 Bank Activate Command

The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time (t_{RCD}). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t_{RRD}). The maximum time that each bank can be held active is specified as t_{RAS} (max.).

7.4 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting $\overline{\text{RAS}}$ high and $\overline{\text{CAS}}$ low at the clock rising edge after minimum of t_{RCD} delay. $\overline{\text{WE}}$ pin voltage level defines whether the access cycle is a read operation ($\overline{\text{WE}}$ high), or a write operation ($\overline{\text{WE}}$ low). The address inputs determine the starting column address.

Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.



7.5 Burst Read Command

The Burst Read command is initiated by applying logic low level to \overline{CS} and \overline{CAS} while holding \overline{RAS} and \overline{WE} high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next page explain the address sequence of interleave mode and sequence mode.

7.6 Burst Command

The Burst Write command is initiated by applying logic low level to \overline{CS} , \overline{CAS} and \overline{WE} while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

7.7 Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS Latency from the interrupting Read Command the is satisfied.

7.8 Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

7.9 Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

7.10 Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.



7.11 Burst Stop Command

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having \overrightarrow{RAS} and \overrightarrow{CAS} high with \overrightarrow{CS} and \overrightarrow{WE} low at the rising edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS Latency in a burst read cycle, interrupted by Burst Stop.

7.12 Addressing Sequence of Sequential Mode

A column access is performed by increasing the address from the column address which is input to the device. The disturb address is varied by the Burst Length as shown in Table 2.

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	BL = 2 (disturb address is A0)
Data 1	n + 1	No address carry from A0 to A1
Data 2	n + 2	BL = 4 (disturb addresses are A0 and A1)
Data 3	n + 3	No address carry from A1 to A2
Data 4	n + 4	
Data 5	n + 5	BL = 8 (disturb addresses are A0, A1 and A2)
Data 6	n + 6	No address carry from A2 to A3
Data 7	n + 7	V

Table 2 Address Sequence of Sequential Mode

7.13 Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 3.

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 2
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 4
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 8
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	V

Table 3 Address Sequence of Interleave Mode



7.14 Auto-precharge Command

If A10 is set to high when the Read or Write Command is issued, then the auto-precharge function is entered. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS Latency.

A Read or Write Command with Auto-precharge can not be interrupted before the entire burst operation is completed. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with Auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time (t_{RP}) has been satisfied. Issue of Auto-pecharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-pecharge function is initiated. The SDRAM automatically enters the precharge operation two clock delay from the last burst write cycle. This delay is referred to as Write twR. The bank undergoing Auto-precharge can not be reactivated until twR and tRP are satisfied. This is referred to as t_DAL, Data-in to Active delay ($t_{DAL} = t_{WR} + t_{RP}$). When using the Auto-precharge command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy t_RAS (min).

7.15 Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when \overline{CS} , \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits, A10, BS0, and BS1 are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (t_{RP}).

7.16 Self Refresh Command

The Self Refresh Command is defined by having \overline{CS} , \overline{RAS} , \overline{CAS} and CKE held low with \overline{WE} high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self Refresh Operation to save power. The device will exit Self Refresh operation after CKE is returned high. Any subsequent commands can be issued after txsR from the end of Self Refresh Command.

If, during normal operation, AUTO REFRESH cycles are issued in bursts (as opposed to being evenly distributed), a burst of 4,096 AUTO REFRESH cycles should be completed just prior to entering and just after exiting the self refresh mode.



7.17 Power Down Mode

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations, therefore the device can not remain in Power Down mode longer than the Refresh period (t_{REF}) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on tCK. The input buffers need to be enabled with CKE held high for a period equal to t_{CKS} (min.) + t_{CK} (min.).

7.18 No Operation Command

The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when \overline{CS} is low with \overline{RAS} , \overline{CAS} , and \overline{WE} held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

7.19 Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when \overline{CS} is brought high, the \overline{RAS} , \overline{CAS} , and \overline{WE} signals become don't cares.

7.20 Clock Suspend Mode

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.



8. OPERATION MODE

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

COMMAND	DEVICE STATE	CKEn-1	CKEn	DQM	BS0, 1	A10	A0-A9, A11	cs	RAS	CAS	WE
Bank Active	Idle	Н	х	х	v	v	V	L	L	н	Н
Bank Precharge	Any	Н	х	х	v	L	х	L	L	Н	L
Precharge All	Any	Н	х	х	х	Н	х	L	L	Н	L
Write	Active (3)	Н	х	х	v	L	v	L	Н	L	L
Write with Auto-precharge	Active (3)	Н	х	х	v	Н	v	L	Н	L	L
Read	Active (3)	Н	х	х	v	L	v	L	Н	L	Н
Read with Auto-precharge	Active (3)	Н	х	х	v	Н	v	L	Н	L	Н
Mode Register Set	Idle	Н	х	х	v	v	v	L	L	L	L
No-Operation	Any	Н	х	х	х	х	х	L	Н	н	Н
Burst Stop	Active (4)	Н	х	х	х	х	x	L	Н	н	L
Device Deselect	Any	Н	х	х	х	х	x	Н	х	х	х
Auto-Refresh	Idle	Н	Н	х	х	х	x	L	L	L	Н
Self-Refresh Entry	Idle	Н	L	х	х	х	x	L	L	L	Н
Self Refresh Exit	idle (S.R)	L L	H H	x x	x x	x x	x x	H L	x H	x H	x x
Clock suspend Mode Entry	Active	н	L	x	x	x	x	х	x	x	x
Power Down Mode Entry	Idle Active ⁽⁵⁾	H H	L	x x	x x	x x	x x	H L	x H	x H	X H
Clock Suspend Mode Exit	Active	L	Н	х	х	х	x	х	х	х	Х
Power Down Mode Exit	Any (Power Down)	L	H H	x x	x x	x x	x x	H L	x H	x H	х н
Data write/Output Enable	Active	н	x	L	х	х	x	х	х	x	х
Data write/Output Disable	Active	н	х	Н	х	х	х	х	х	х	х

Table 1 Truth Table (Note (1), (2))

Notes:

(1) v = valid x = Don't care L = Low Level H = High Level

(2) CKEn signal is input level when commands are provided.

CKEn-1 signal is the input level one clock cycle before the command is issued.

(3) These are state of bank designated by BS0, BS1 signals.

(4) Device state is full page burst operation.

(5) Power Down Mode can not be entered in the burst cycle.When this command asserts in the burst cycle, device state is clock suspend mode.

The winbond

9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT
Input/Output Voltage	Vin, Vout	-0.5 ~ VDD + 0.5 (≤ 4.6V max.)	V
Power Supply Voltage	Vdd, Vddq	-0.5 ~ 4.6	V
Operating Temperature(-6/-75)	TOPR	0 ~ 70	°C
Operating Temperature(-6I/75I)	TOPR	-40 ~ 85	°C
Storage Temperature	Tstg	-55 ~ 150	°C
Soldering Temperature (10s)	TSOLDER	260	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	Ιουτ	50	mA

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

9.2 Recommended DC Operating Conditions

 $(T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ for } -6/-75, T_A = -40 \text{ to } 85^{\circ}\text{C} \text{ for } -61/751)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Power Supply Voltage for -6	Vdd	3.0	3.3	3.6	V
Power Supply Voltage for -6 (for I/O Buffer)	Vddq	3.0	3.3	3.6	V
Power Supply Voltage (for -6I/-75/75I, CL=3)	Vdd	2.7	3.3	3.6	V
Power Supply Voltage (for -6I/-75/75I, CL=3) (for I/O Buffer)	Vddq	2.7	3.3	3.6	v
Input High Voltage	Vih	2.0	-	VDD +0.3	V
Input Low Voltage	VIL	-0.3	-	0.8	V

Note: $V_{IH}(max) = V_{DD}/V_{DDQ+1.5V}$ for pulse width $\leq 5 \text{ nS}$ $V_{IL}(min) = V_{SS}/V_{SSQ-1.5V}$ for pulse width $\leq 5 \text{ nS}$

9.3 Capacitance

(VDD = 3.3V \pm 0.3V for-6, VDD = 2.7V~3.6V for -6I/-75/75I, f = 1 MHz, TA = 25°C)

PARAMETER	SYM.	MIN.	MAX.	UNIT
Input Capacitance (A0 to A11, BS0, BS1, \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , CKE)	Сі	-	7.6	pf
Input Capacitance (CLK)	CCLK	-	7.0	pf
Input/Output Capacitance (DQ0-DQ31)	CIO	-	6.5	pf

Note: These parameters are periodically sampled and not 100% tested





9.4 DC Characteristics

 $(VDD = 3.3V \pm 0.3V \text{ for-6}, VDD = 2.7V \sim 3.6V \text{ for } -6I/-75/75I, TA = 0 \text{ to } 70^{\circ}\text{C} \text{ for } -6/-75, TA = -40 \text{ to } 85^{\circ}\text{C} \text{ for } -6I/75I)$

PARAMETER		CVM	-6/-6I	-75/751		NOTEO
PARAN	//EIEK	SYM.	MAX.	MAX.	UNIT	NOTES
Operating Current						
tck = min., tRC = min. Active precharge command cycling without burst operation	1 bank operation	IDD1	100	90		3
Standby Current tck = min, \overline{CS} = VIH	CKE = VIH	IDD2	40	40		3
VIH/L = VIH(min)/VIL(max.) Bank: Inactive state	CKE = VIL (Power-down mode)	IDD2P	4	4		3
Standby Current CLK = VIL, z= VIH	CKE = VIH	IDD2S	24	24		
VIH/L = VIH(min)/VIL(max) BANK: Inactive state	CKE = VIL (Power-down mode)	IDD2PS	4	4	mA	
No Operating Current $t_{CK} = min., \overline{CS} = V_{H}(min)$	CKE = VIH	IDD3	70	60		
BANK: Active state (4 banks)	CKE = VIL (Power-down mode)	IDD3P	24	24		
Burst Operating Current						
tск = min. Read/ Write command cycling		Idd4	150	140		3, 4
Auto Refresh Current						
tск = min. Auto refresh command cycling		Idd5	130	120		3
Self Refresh Current Self Refresh Mode CKE = 0.2V	IDD6	4	4			

PARAMETER	SYM.	MIN.	MAX.	UNIT	NOTES
Input Leakage Current (0V ≤ ViN ≤ VDD, all other pins not under test = 0V)	lı(L)	-5	5	μΑ	
Output Leakage Current (Output disable , 0V ≤ Vou⊤ ≤ Vɒɒɑ)	IO(L)	-5	5	μA	
LVTTL Output "H" Level Voltage (Iout = -2 mA)	Vон	2.4	-	V	
LVTTL Output 'L' Level Voltage (Iout = 2 mA)	Vol	-	0.4	V	



9.5 AC Characteristics and Operating Condition

 $(VDD = 3.3V \pm 0.3V$ for -6, $VDD = 2.7V \sim 3.6V$ for -61/-75/751, TA = 0 to 70°C for -6/-75, TA = -40 to 85°C for -61/751)


Write Recovery Time CL CLK Cycle Time CL CLK High Level width CLK CLK Low Level width CL	Period d Delay	SYM. trc tras trcd	MIN. 60 42 18	MAX.	MIN. 65	MAX.	UNIT	NOTES
Period Active to precharge Command Active to Read/Write Command Time Read/Write(a) to Read/Write(b) Command Period Precharge to Active Command Active(a) to Active(b) Command Write Recovery Time CL CLK Cycle Time CL CLK High Level width CLK Low Level width Access Time from CLK CL	Period d Delay	tras	42	100000	65			
Active to Read/Write Command Time Read/Write(a) to Read/Write(b) Command Period Precharge to Active Command Active(a) to Active(b) Command Active(a) to Active(b) Command Write Recovery Time CL CLK Cycle Time CLK High Level width CLK Low Level width	d Delay			100000			nS	
Time Read/Write(a) to Read/Write(b) Command Period Precharge to Active Command Active(a) to Active(b) Command Write Recovery Time CL CLK Cycle Time CL CLK High Level width CLK Low Level width Access Time from CLK)	trcd	18		45	100000	nS	
Command Period Precharge to Active Command Active(a) to Active(b) Command Write Recovery Time CL CLK Cycle Time CLK High Level width CLK Low Level width CLK Low Level width					20		nS	
Active(a) to Active(b) Command Write Recovery Time CL CLK Cycle Time CL CLK High Level width CLK Low Level width CLK Low Level width CL		tccD	1		1		tск	
Write Recovery Time CL CLK Cycle Time CL CLK High Level width CLK Low Level width	Period	t _{RP}	18		20		nS	
Write Recovery Time CL CLK Cycle Time CL CLK High Level width CLK CLK Low Level width CL	d Period	trrd	2		2		tск	
CLK Cycle Time CLK High Level width CLK Low Level width	L* = 2 L* = 3	twr	2		2		tск	
CLK High Level width CLK Low Level width	L* = 2	tau	10	1000	10	1000	nS	
CLK Low Level width	L* = 3	tск	6	1000	7.5	1000	nS	
Access Time from CLK CL	CLK High Level width		2		2.5		nS	8
Access Lime from (CLK	CLK Low Level width		2		2.5		nS	8
	L* = 2	tac		6		6	nS	9
	L* = 3			5		5.4	nS	9
Output Data Hold Time		tон	3		3		nS	9
o alpar o ala riigii	L* = 2 L* = 3	tнz		6 5		6 5.4	nS nS	7
Output Data Low Impedance Time		t∟z	0	5	0	0.4	nS	9
Transition Time of CLK (Rise and Fall)		t _T	Ŭ	1	Ű	1	nS	
Data-in Set-up Time		tos	1.5	•	1.5		nS	8
Data-in Hold Time		t _{DH}	1		1		nS	8
Address Set-up Time		tas	1.5		1.5		nS	8
Address Hold Time		tan	1		1		nS	8
CKE Set-up Time		tcks	1.5		1.5	1	nS	8
CKE Hold Time		tскн	1		1	1	nS	8
Command Set-up Time		tcms	1.5		1.5	1	nS	8
Command Hold Time		tсмн	1		1	1	nS	8
Refresh Time		tREF		64		64	mS	1
Mode register Set Cycle Time		trsc	2		2	1	tск	
Exit self refresh to ACTIVE command				1	I		i	+

*CL = CAS Latency



Notes:

- 1. Operation exceeds "Absolute Maximum Ratings" may cause permanent damage to the devices.
- 2. All voltages are referenced to V_{SS}.
 - 2.7V~3.6V power supply for -6I/-75/75I speed grades.
- 3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of t_{CK} and t_{RC} .
- 4. These parameters depend on the output loading conditions. Specified values are obtained with output open.
- 5. Power up sequence is further described in the "Functional Description" section.
- 6. AC test load diagram.





- 7. t_{HZ} defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
- Assumed input rise and fall time (t_T) = 1nS.
 If tr & tf is longer than 1nS, transient time compensation should be considered, i.e., [(tr + tf)/2-1]nS should be added to the parameter
 (The t_T maximum can't be more than 10nS for low frequency application.)
- 9. If clock rising time (t_T) is longer than 1nS, ($t_T/2-0.5$)nS should be added to the parameter.




10. TIMING WAVEFORMS


10.1 Command Input Timing





10.3 Control Timing of Input/Output Data





* "Reserved" should stay "0" during MRS cycle.


Burst read and single write


1


11. OPERATINOPERATING TIMING EXAMPLE


11.1 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)


FEED winbond






























FEED winbond





W9825G2JB


















11.18 Timing Chart of Write to Read Cycle







11.20 Timing Chart of Burst Stop Cycle (Precharge Command)







12. PACKAGE SPECIFICATION TFBGA 90 Balls (8 x 13 mm², Ball pitch: 0.8mm, Ø=0.45mm)



W9825G2JB **FEESE Winbond**

13. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A01 Apr. 11, 2011 All		All	Initial formally data sheet
AUT	Mar.02, 2017	41	Remove "important notice"
A02	Oct. 31, 2017	6	Refine block diagram of Single chip
		7	Add block diagram of Dual-Die-Package (DDP)
		14	Adjust maximum input capacitance value
		35	Add power dower mode timing diagram

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.