


HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Current Sense
- 175°C Operating Temperature
- Fast Switching
- Ease of Parallelizing
- Simple Drive Requirements




$V_{DSS} = 60V$
 $R_{DS(on)} = 0.028\Omega$
 $I_D = 50^*A$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device, low on-resistance and cost-effectiveness.

The HEXSense device provides an accurate fraction of the drain current through the additional two leads to be used for control or protection of the device. These devices exhibit similar electrical and thermal characteristics as their IRF-series equivalent part numbers. The provision of a kelvin source connection effectively eliminates problems of common source inductance when the HEXSense is used as a fast, high-current switch in non current-sensing applications.



Absolute Maximum Ratings

Parameter		Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	50*	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	37	A
I_{DM}	Pulsed Drain Current ①	210	
$P_D @ T_C = 25^\circ C$	Power Dissipation	150	W
	Linear Derating Factor	1.0	W/°C
V_{GS}	Gate-to-Source Voltage	±20	V
E_{AS}	Single Pulse Avalanche Energy ②	30	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	1.0	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	

IRCZ44

International
Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	—	V
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.060	—	V/ $^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-to-Source On-Resistance	—	—	0.028	Ω
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V
g_{fs}	Forward Transconductance	18	—	—	S
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$
	—	—	—	250	$V_{\text{DS}} = 48\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	$V_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	—	95	$I_D = 52\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	27	nC
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	46	$V_{\text{GS}} = 10\text{V}$, See Fig. 6 and 13 ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	19	—	$V_{\text{DD}} = 30\text{V}$
t_r	Rise Time	—	120	—	$I_D = 52\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	55	—	$R_G = 9.1\Omega$
t_f	Fall Time	—	86	—	$R_D = 0.54\Omega$, See Fig. 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH Between lead, 6 mm (0.25in.) from package and center of die contact
L_c	Internal Source Inductance	—	7.5	—	
C_{iss}	Input Capacitance	—	2500	—	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	1200	—	pF
C_{rss}	Reverse Transfer Capacitance	—	200	—	$f = 1.0\text{MHz}$, See Fig. 5
r	Current Sensing Ratio	2460	—	2720	—
C_{oss}	Output Capacitance of Sensing Cells	—	9.0	—	pF
					$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 25\text{V}, f = 1.0\text{MHz}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	50*	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	210		
V_{SD}	Diode Forward Voltage	—	—	2.5	V	$T_J = 25^\circ\text{C}, I_S = 52\text{A}, V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	140	300	ns	$T_J = 25^\circ\text{C}, I_F = 52\text{A}$
Q_{rr}	Reverse Recovery Charge	—	1.2	2.8	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				


Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

③ $I_{\text{SD}} \leq 52\text{A}$, $dI/dt \leq 250\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$


② $V_{\text{DD}} = 25\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 0.013\text{mH}$
 $R_G = 25\Omega$, $I_{\text{AS}} = 52\text{A}$. (See Figure 12)

④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.




V_{DS} , Drain-to-Source Voltage (Volts)

Fig. 1 Typical Output Characteristics,
 $T_C=25^\circ\text{C}$




V_{DS} , Drain-to-Source Voltage (Volts)

Fig. 2 Typical Output Characteristics,
 $T_C=175^\circ\text{C}$



V_{DS} , Gate-to-Source Voltage (Volts)

Fig. 3 Typical Transfer Characteristics




T_J , Junction Temperature ($^\circ\text{C}$)

Fig. 4 Normalized On-Resistance vs.
Temperature


IRCZ44

International
Rectifier




V_{DS} , Drain-to-Source Voltage (Volts)

Fig. 5 Typical Capacitance vs. Drain-to-Source Voltage




Q_G , Total Gate Charge (nC)

Fig. 6 Typical Gate Charge vs. Gate-to-Source Voltage




V_{SD} , Source-to-Drain Voltage (Volts)

Fig. 7 Typical Source-Drain Diode Forward Voltage




V_{DS} , Drain-to-Source Voltage (Volts)

Fig. 8 Maximum Safe Operating Area



**Fig. 9 Maximum Drain Current vs.
Case Temperature**



**Fig. 12c Maximum Avalanche Energy
vs. Drain Current**




Fig. 11 Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRCZ44

International
IR Rectifier




Fig. 15 Typical HEXSense Ratio vs.
Junction Temperature




Fig. 16 Typical HEXSense Ratio vs.
Drain Current




Fig. 17 Typical HEXSense Ratio vs.
Gate Voltage

Mechanical drawings, Appendix A
Part marking information, Appendix B
Test Circuit diagrams, Appendix C




Fig. 18 HEXSense Ratio Test Circuit




Fig. 19 HEXSense Sensing Cell Output
Capacitance Test Circuit