


F2914

High Reliability SP4T RF Switch, 50MHz to 8000MHz

The F2914 is a high reliability, low insertion loss, 50Ω SP4T absorptive RF switch designed for a multitude of RF applications including wireless communications. This device covers a broad frequency range from 50MHz to 8000MHz. In addition to providing low insertion loss, the F2914 also delivers excellent linearity and isolation performance while providing a 50Ω termination to the unused RF input ports. The F2914 also includes a patent pending constant impedance (Kz) feature. Kz improves system hot switching ruggedness, minimizes LO pulling in VCOs, and reduces phase and amplitude variations in distribution networks. It is also ideal for dynamic switching / selection between two or more amplifiers while avoiding damage to upstream /downstream sensitive devices such as PAs and ADCs.

The F2914 uses a single positive supply voltage supporting three logic control pins using either 3.3V or 1.8V control logic. Connecting a negative voltage to pin 20 disables the internal negative voltage generator and becomes the negative supply.

Functional Block Diagram



Features

- · Four symmetric, absorptive RF ports
- · High Isolation: 50dB at 4000MHz
- · Low Insertion Loss: 1.1 dB at 4000MHz
- · High Linearity:
 - 。 IIP2 of 114 dBm at 2000MHz
 - 。 IIP3 of 60 dBm at 4000MHz
- High Operating Power Handling:
 - 。 33 dBm CW on selected RF port
 - 。 27 dBm on terminated ports
- Single 2.7V to 5.5V supply voltage
- External Negative Supply Option
- 3.3V and 1.8V compatible control logic
- Operating temperature -40°C to +105°C
- 4 x 4 mm 24-pin QFN package
- · Pin compatible with competitors

Competitive Advantage

The F2914 provides constant impedance in all RF ports during transitions improving a system's hotswitching ruggedness. The device also supports high power handling, and high isolation; particularly important for DPD receiver use.

- Constant impedance K|Z| during switching transition
- RFX to RFC Isolation = 50dB at 4GHz
- Insertion Loss = 1.1 dB at 4GHz
- IIP3: +60 dBm at 4GHz
- Extended temperature: -40°C to +105°C

Applications


- · Base Station 2G, 3G, 4G
- · Portable Wireless
- · Repeaters and E911 systems
- Digital Pre-Distortion
- · Point to Point Infrastructure
- Public Safety Infrastructure
- · Military Systems, JTRS radios
- Cable Infrastructure
- Test / ATE Equipment

Contents

1.	Pin Ir	nformation	3
	1.1	Pin Assignments	3
	1.2	Pin Descriptions	3
2.	Spec	ifications	4
	2.1	Absolute Maximum Ratings	4
	2.2	Package Thermal and Moisture Characteristics	4
	2.3	Recommended Operating Conditions	5
	2.4	Electrical Specifications	6
3.	Typic	cal Operating Conditions (TOC)	10
4.	Appli	ications Information	15
	4.1	Default Start-up	15
	4.2	Logic Control	15
	4.3	External Vss	15
	4.4	Power Supplies	15
	4.5	Control Pin Interface	15
5.	EvKi	t Picture	16
6.	EVkit	t / Applications Circuit	17
7.		t BOM	
8.		t Operation	
0.	8.1	External Supply Setup	
	8.2	Logic Control Setup	
	8.3	Using External Control Logic	
	8.4	Turn-on Procedure	
	8.5	Turn-off Procedure	
9.	Pack	age Outline Drawings	20
10.	Mark	ing Diagram	20
11.		ring Information	
		sion History	
12.	nevis	sion History	20
Ριζ	jure	S	
Figu	re 1. N	Maximum RF Input Power vs. RF Frequency	5
Та	bles		
			1
		bsolute Maximum Ratingsackage Thermal and Moisture Characteristics	
		ecommended Operating Conditions	
		lectrical Specifications (T _C = +25°C)	
		lectrical Specifications (T _C = +105°C)	
		Pin Switch Control Truth Table	
		Pin Switch Control Truth Table ^{1,2}	

1. Pin Information

1.1 Pin Assignments



1.2 Pin Descriptions

Pin	Name	Function
1, 3, 4, 6, 7, 9, 10, 12, 13, 15, 21, 23, 24	GND	Ground these pins as close to the device as possible.
2	GND	This pin is internally connected to the exposed paddle. This pin can be left open or grounded. Note: The EVKIT layout has a floating RF trace connected to this pin to make the board compatible with the F2915.
5	RF4	RF4 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling capacitor must be used.
8	RF3	RF3 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling capacitor must be used.
11	RF2	RF2 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling capacitor must be used.
14	RF1	RF1 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling capacitor must be used.
16	VDD	Power Supply. Bypass to GND with capacitors shown in the Typical Application Circuit as close as possible to pin.
17	V1	Control pin to set switch state. See Table 6 or Table 7.
18	V2	Control pin to set switch state. See Table 6 or Table 7.
19	V3	Control pin to set switch state. See Table 6 or Table 7.
20	VSS _{EXT}	External VSS negative voltage control. Connect to ground to enable on chip negative voltage generator. To bypass and disable on chip generator connect this pin to an external VSS.
22	RFC	RF Common Port. Matched to 50 ohms when one of the 4 RF ports is selected. If this pin is not 0V DC, then an external coupling capacitor must be used.
25	— EP	Exposed Pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance.

2. Specifications

2.1 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
V _{DD} to GND	V_{DD}	-0.3	+6.0	V
V1, V2, V3 to GND	V _{CNTL}	-0.3	Minimum (3.6, V _{DD} + 0.3)	V
RF1, RF2, RF3, RF4, RFC to GND	V_{RF}	-0.3	+0.3	V
VSS _{EXT} to GND	V_{EXT}	-4.0	+0.3	V
Input Power for any one selected RF through port. $(V_{DD} \ applied \ at \ 2GHz \ and \ T_C = +85^{\circ}C)$	$P_{MAXTHRU}$		37	dBm
Input Power for any one selected RF terminated port .(V $_{\text{DD}}$ applied at 2GHz and $T_{\text{C}} = +85^{\circ}\text{C})$	P _{MAXTERM}		30	dBm
Input Power for RFC when in the all off state. (V_{DD} applied at 2GHz and T_{C} = +85°C)	P _{MAXCOM}		33	dBm
Continuous Power Dissipation (T _C = 95 °C Max)			3	W
Maximum Junction Temperature	T_{Jmax}		+140	°C
Storage Temperature Range	T _{ST}	-65	+150	°C
Lead Temperature (soldering, 10s)	T_{LEAD}		+260	°C
ESD Voltage— HBM (Per JESD22-A114)	V _{ESDHBM}		Class 1C (1000 V)	
ESD Voltage – CDM (Per JESD22-C101)	V _{ESDCDM}		Class III (1000 V)	

T_C = Temperature of the exposed paddle

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2.2 Package Thermal and Moisture Characteristics

Table 2. Package Thermal and Moisture Characteristics

Characteristic	Value
θ _{JA} (Junction – Ambient)	41 °C/W
$\theta_{\text{JC}}\left(\text{Junction}-\text{Case}\right)$ [The Case is defined as the exposed paddle]	6.4 °C/W
Moisture Sensitivity Rating (Per J-STD-020)	MSL1

2.3 Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Parameter	Symbol	Conditions		Min	Тур	Max	Units		
		Pin 2	20 grounded	2.7		5.5			
Supply Voltage (s)	V_{DD}	Pin 20 Dr	riven with VSS _{EXT}	2.7		5.5	V		
	VSS _{EXT}	Nega	ative Supply ¹	-3.6	-3.4	-3.2			
Operating Temp Range	T_{CASE}	Exposed P	addle Temperature	-40		+105	O°		
RF Frequency Range	F _{RF}			50		8000	MHz		
RF Continuous		Selected Port				33	dBm		
Input CW Power ²	P_{RF}	Terminated Ports ³				27			
		RI	BEC as t	RFC as the	Switch to RF1 thru RF4.			27	
RF Continuous		input	Switched into or out of all off state.			24	15		
Input CW Power for Hot RF Switching ²	Switching ²	RF1 thru RF5	Switched to RFC or into Term ³ .			27	dBm		
		as the inputs	Switch into or out of all off condition.			27			
RF1 - 4 Port Impedance	Z_{RFx}				50				
RFC Port Impedance	Z _{RFC}				50		Ω		

- 1. For normal operation, connect $VSS_{EXT} = 0 \text{ V}$ (pin 20) to GND to enable the internal negative voltage generator. By applying VSS_{EXT} to pin 20, the negative voltage generator is disabled thereby completely eliminating any generator spurious responses.
- 2. Levels based on $T_c \le 85$ °C. See Figure 1 power derating curve for higher case temperatures.
- 3. In any of the insertion loss modes or switching into any insertion loss mode, the 3 remaining terminated port paths can be each exposed to the maximum stated power level during continuous or hot switching operation.




Figure 1. Maximum RF Input Power vs. RF Frequency

2.4 Electrical Specifications

Typical Application Circuit, Normal mode ($V_{DD} = 3.3V$, $VSS_{EXT} = 0V$) or Bypass mode ($V_{DD} = 3.3V$, $VSS_{EXT} = -3.3V$), $T_C = +25^{\circ}C$, $F_{RF} = 2000MHz$, Input power = 0dBm, $Z_S = Z_L = 50\Omega$, RFX = one of the four input ports, PCB board trace and connector losses are de-embedded unless otherwise noted.

Table 4. Electrical Specifications ($T_C = +25^{\circ}C$)

Parameter	Symbol	Conditions		Тур	Max	Units	
Logic Input High Threshold	V _{IH}		1.1		Minimum (3.6, V _{DD})	٧	
Logic Input Low Threshold	V_{IL}		-0.3		0.6	V	
Logic Current	I _{IH} , I _{IL}	For each control pin	-2		+2	μΑ	
D0.0 + 4/)		Normal Mode 3.3V or 1.8V Log	gic	290	360		
DC Current (V _{DD})	I _{DD}	Bypass Mode 3.3V or 1.8V Log	gic	270	340	μΑ	
DC Current (VSS _{EXT})	I _{VSS}	VSSEXT = -3.3V		-44	-60	μΑ	
		900 MHz		0.90	1.4 1		
		2100 MHz		1.1	1.5		
Insertion Loss RFX to RFC	IL	2700 MHz		1.15	1.6	dB	
		2700 MHz - 4000 MHz		1.2	1.65²		
		4000 MHz - 8000 MHz		1.8			
	ISOC	400 MHz - 900 MHz	56	62.2		dB	
		900 MHz - 2100 MHz	48.5	55.4			
Minimum Isolation		2100 MHz - 2700 MHz	48	53.5			
RFX to RFC		2700 MHz - 4000 MHz	46	50			
		4000 MHz - 5000 MHz	46	50			
		5000 MHz - 8000 MHz	29.5	35.7			
		400 MHz - 900 MHz	55	60.3			
		900 MHz - 2100 MHz	49.5	53.6		- dB	
Minimum Isolation	ISOX	2100 MHz - 2700 MHz	47	52			
RFX to RFX	150X	2700 MHz - 4000 MHz	43	47.6			
		4000 MHz - 5000 MHz	40	45			
		5000 MHz - 8000 MHz	29	36			
Total Coupling RFC to RFX	CPL _{RF}	Difference between active RFX input sig and 3 terminated RFX input signals at t RFC port. 50 MHz - 5000 MHz.				dB	
Maximum RFX Port VSWR	7,6,1,12	From RFX Active to RFX Term		1.7:1			
During Switching	VSWR⊤	From RFX Term to RFX Active		2:1		-	
Minimum Return Loss (RFC Port)	RFC _{RL}	400 MHz - 4000 MHz		15		dB	

Parameter	Symbol	Conditions		Min	Тур	Max	Units	
Minimum Return Loss				Active		13		-ID
(RFX Port)	RFX _{RL}	400 MH:	z –4000 MHz	Terminated		17		dB
Input 0.1dB Compression ³	ICP _{0.1dB}					35		dBm
Input IP2	IIP2		FRF1 = 2000 MHz, FRF2 = 2010 MHz RF Input = RFX, PIN = +20 dBm / tone FRF1 + FRF2 Term			114		dBm
Input IP3	IIP3	RF Input = RFX		FRF = 2000MHz		59.5		- dBm
input IF 3	IIF3			FRF = 4000MHz		60		
			50% CTRL to 90% RF			256	345	
Switching Time ⁴	T _{SW}	Bypass Mode	50% CTRL to 10% RF			256	345	ns
·			50% CTRL to RF settled within ±0.1 dB of I.L. value.			285		
Maniana Contabian Data	0144	Pin 20 = GND			25			
Maximum Switching Rate⁵	SW _{RATE}	Pin 20 = VSSEXT applied			290		kHz	
Maximum spurious level on any RF port ⁶	Spur _{MAX}	RI	ports terminat RFX connected			-120		dBm

- 1. Items in min/max columns in bold italics are confirmed by Test.
- 2. Items in min/max columns that are not bold/italics are confirmed by Design Characterization.
- 3. The input 0.1dB compression point is a linearity figure of merit. Refer to Absolute Maximum Ratings section for the maximum RF input power and Figure 1 for maximum operating RF input power.
- 4. $F_{RF} = 1GHz$.
- 5. Minimum time required between switching of states =1/ (Maximum Switching Rate).
- 6. Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2MHz.

Typical Application Circuit, Normal mode ($V_{DD} = 3.3V$, $VSS_{EXT} = 0V$), $T_C = +105^{\circ}C$, Input power = 0dBm, $Z_S = Z_L = 50\Omega$, RFX = one of the four input ports, PCB board trace and connector losses are de-embedded unless otherwise noted.

Table 5. Electrical Specifications ($T_C = +105^{\circ}C$)

Parameter	Symbol	Conditions		Min	Тур	Max	Units		
		50 MHz - 90	0 MHz		1.1	1.6			
		900 MHz - 21	00 MHz		1.3	1.7			
Insertion Loss RFX to RFC	IL	2100 MHz - 27	'00 MHz		1.4	1.9	dB		
		2700 MHz - 40	000 MHz		1.4	1.9			
		4000 MHz - 80	000 MHz		2				
		50 MHz - 90	0 MHz	55.5	61.7				
		900 MHz - 21	00 MHz	48.1	55.0				
Minimum Isolation	ISOC	2100 MHz - 27	'00 MHz	47.6	53.1		dB		
RFX to RFC	1300	2700 MHz - 4000 MHz		45.4	49.4		db		
		4000 MHz - 5000 MHz		45.5	49.5				
		5000 MHz - 8000 MHz		28.8	35.0				
	ISOX	50 MHz - 900 MHz		54.5	59.8				
		900 MHz - 2100 MHz		49.1	53.2		- dB		
Minimum Isolation		2100 MHz - 2700 MHz		46.5	51.5				
RFX to RFX	130%	2700 MHz - 4000 MHz		42.5	47.1				
		4000 MHz - 50	000 MHz 39.:	39.2	44.2				
		5000 MHz - 8000 MHz		28.3	35.3				
Minimum Return Loss (RFC Port)	RFC _{RL}	50 MHz - 4000 MHz		8	14		dB		
Minimum Return Loss	DEV	EO MU- 4000 MU-	Active	8	12		40		
(RFX Port)	RFX _{RL}	50 MHz - 4000 MHz	Terminated	11	15		dB		

^{1.} Items in min/max columns that are not bold/italics are confirmed by Design Characterization.

Table 6. 3-Pin Switch Control Truth Table

Mode	V3	V2	V1
RF4 on*	0	0	0
RF1 on	0	0	1
RF2 on	0	1	0
RF3 on	0	1	1
RF4 on	1	0	0
All off	1	0	1
All off	1	1	0
All off	1	1	1

^{1. *} Redundant state with state "100"

Table 7. 2-Pin Switch Control Truth Table 1,2

Mode	V2	V1
RF4 on	0	0
RF1 on	0	1
RF2 on	1	0
RF3 on	1	1


^{1.} Note 1 - Pin 19 (V3) must be grounded for 2-pin control.


^{2.} Note 2-2-pin control can be used if All Off mode is not required.


3. Typical Operating Conditions (TOC)


Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.


- $V_{DD} = 3.3 \text{ V}.$
- T_{CASE} = +25 ^oC (T_{CASE} = Temperature of exposed paddle).
- F_{RF} = 2000 MHz.
- RFX is the driven RF port and RFC is the output port.
- Pin = 10 dBm for all small signal tests.
- Pin = +15 dBm/tone applied to selected RFX port for two tone linearity tests.
- Two tone frequency spacing = 5 MHz.
- $Z_S = Z_L = 50$ ohms.
- · All unused RF ports terminated into 50 ohms.
- For Insertion Loss and Isolation plots, RF trace and connector losses are de-embedded (see EVKIT Board and Connector loss plot).
- Plots for Isolation and Insertion Loss over temperature and voltage are for a typical path. For performance of a specific path, refer to the online S-Parameter file.
































































Frequency (GHz)

RFX IIP3 vs. Temperature and Voltage





RENESAS

4. Applications Information

4.1 Default Start-up

Control pins include no internal pull-down resistors to logic LOW or pull-up resistors to logic HIGH.

4.2 Logic Control

Three control pins V1, V2, and V3 are used to set the state of the SP4T switch (see Table 6 or Table 7).

4.3 External Vss


The F2914 is designed with an on-chip negative voltage generator. This on-chip generator is enabled by connecting pin 20 of the device to ground. To disable the on-chip generator apply a negative voltage to pin 20 (VSSEXT) of the device within the range stated in the Recommended Operating Conditions Table.

4.4 Power Supplies

A common VDD power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than 1V/20uS. In addition, all control pins should remain at 0 V (+/-0.3 V) while the supply voltage ramps or while it returns to zero.


4.5 Control Pin Interface

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to control pins 17, 18, and 19 as shown below.




5. EvKit Picture


Top View



Bottom View



6. EVkit / Applications Circuit



7. EVKit BOM

Part Reference	Qty	Description	Manufacturer Part #	Manufacturer
C1, C3, C5, C7, C8, C9	6	100 pF ±5%, 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H101J	Murata
C2	0	Not Installed (0603)		
C4	0	Not Installed (0603)		
C6	1	1000 pF ±5%, 50V, C0G Ceramic Capacitor (0603)	GRM1885C1H102J	Murata
R1, R2, R3	3	0 Ω ±1%, 1/10W, Resistor (0402)	ERJ-2GE0R00X	Panasonic
R4, R5, R6	3	100 kΩ ±1%, 1/10W, Resistor (0402)	ERJ-2RKF1003X	Panasonic
R7	1	15 kΩ ±1%, 1/10W, Resistor (0402)	ERJ-2RKF1502X	Panasonic
R8	1	22 kΩ ±1%, 1/10W, Resistor (0402)	ERJ-2RKF2202X	Panasonic
J1, J3-J8	7	Edge Launch SMA (0.375 inch pitch ground tabs)	142-0701-851	Emerson Johnson
J9	1	CONN HEADER VERT DBL 10 X 2 POS GOLD	67997-120HLF	FCI
U1	1	SP4T Switch 4 mm x 4 mm QFN24-EP	F2914NBGK	IDT
	1	Printed Circuit Board	F29XX EVKIT Rev 02.0	IDT

8. EVkit Operation

8.1 External Supply Setup

Set up a VDD power supply in the voltage range of 2.7 V to 5.5 V and disable the power supply output.

If using the on-chip negative voltage generator install a 2-pin shunt to short out pins 3 and 4 of J9.

If an external negative voltage supply is to be used set the supply voltage within the range of -3.6 V to

-3.2 V and disable the negative voltage power supply output. Also, be sure there are no jumper connections on pins 3 and 4 of J9.

8.2 Logic Control Setup

Using the EVKIT to manually set the control logic:

On connector J9 connect a 2-pin shunt from pin 7 (VDD) to pin 8 (VDD_CTRL). This connection provides the VDD voltage supply to the Eval Board logic control pull up network.

On connector J9 connect a 2-pin shunt from pin 9 (LVSEL2) to pin 10 (LVSEL). This connection enables R7 (15 k Ω) and R8 (22 k Ω) to form a voltage divider to set the proper logic control levels to support the full voltage range of VDD. Note that when using the on-board R7 / R8 voltage divider the current draw from the VDD supply will be higher by approximately VDD / 37 k Ω .

Connector J9 has 3 logic input pins: V1 (pin 20), V2 (pin 18), and V3 (pin 16). See Table 6 or Table 7 for Logic Truth Table. With the pullup network enabled (as noted above), these pins open will provide a logic high through pull up resistors R4, R5, and R6. To set a logic low to V1, V2, and V3 connect 2-pin shunts from pin 16 to pin 15, pin 18 to pin 17 and pin 20 to pin 19 respectively.

8.3 Using External Control Logic

Pins 6, 7, 8, 9, and 10 of J9 should have no connection. External logic controls would be applied to J9 pins 16 (V3), 18 (V2) and 20 (V1). See Table 6 or Table 7 for Logic Truth Table.

8.4 Turn-on Procedure

- 1. Setup the supplies and Eval Board as noted in the "External Supply Setup" and "Logic Control Setup" sections.
- 2. Connect the preset disabled VDD power supply to pin 2 (VDD) and pin 1 (GND) of J9.
- 3. If the external negative voltage source is to be used, connect the disabled supply to pin 4 (VSSEXT) and pin 3 (GND) of J9. If using on-chip negative supply be sure the 2-pin shunt is installed connecting pin 3 to pin 4.
- 4. Enable the VDD supply then enable the VSSEXT supply (if used).
- 5. Set the desired logic setting using V1, V2, and V3 to achieve the desired Table 6 or Table 7 setting. Note that external control logic should not be applied without VDD being applied first.

8.5 Turn-off Procedure


- 1. If using external control logic for V1, V2, V3 then set to a logic low.
- 2. Disable any external VSSEXT supply.
- 3. Disable the VDD supply.



9. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see package links in Ordering Information). The package information is the most current data available and is subject to change without revision of this document.

10. Marking Diagram



11. Ordering Information

Part Number	Package Description	Temperature Range (°C)	Carrier Type
F2914NBGK8	4.0 x 4.0 x 0.80 mm 0.50mm Pitch <u>24-VFQFPN</u>	-40 to +85	Reel


12. Revision History


Revision	Date	Description
1.01	Oct.29.2021	 Added RF performance data at 105°C (see Table 5) Completed other minor changes.
1.00	Dec.1.20	 Updated RFX to RFC and RFX to RFX isolation specifications. Added Total Coupling RFC to RFX specification.
N/A	Jun.19.20	Completed minor changes throughout.
N/A	Mar.1.16	Initial release.


Package Outline Drawing



Package Code:NBG24P3 24-VFQFPN 4.0 x 4.0 x 0.75 mm Body, 0.50 mm Pitch PSC-4313-03, Revision: 02, Date Created: Jul 20, 2023







RECOMMENDED LAND PATTERN (PCB Top View, NSMD Design)

NOTES:

- 1. JEDEC compatible.
- 2. All dimensions are in mm and angles are in degrees.
- 3. Use ± 0.05 mm for the non-toleranced dimensions.
- 4. Numbers in () are for references only.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/