SGLS220A − DECEMBER 2003 − REVISED MAY 2008

- **Qualified for Automotive Applications**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Available in 5-V, 4.85-V, and 3.3-V Fixed-Output and Adjustable Versions**
- **Very Low-Dropout Voltage . . . Maximum of 32 mV at IO = 100 mA (TPS71H50)**
- **Very Low Quiescent Current − Independent of Load . . . 285** µ**A Typ**
- **Extremely Low Sleep-State Current 0.5** µ**A Max**
- **2% Tolerance Over Specified Conditions For Fixed-Output Versions**
- **Output Current Range of 0 mA to 500 mA**
- **TSSOP Package Option Offers Reduced Component Height for Space-Critical Applications**
- **Thermally Enhanced Surface-Mount Package**
- **Power-Good (PG) Status Output**

### **description**

The TPS71Hxx integrated circuits are a family of micropower low-dropout (LDO) voltage regulators. An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performance is achieved by replacing the typical pnp pass transistor with a PMOS device.



NC − No internal connection

† SENSE − Fixed voltage options only (TPS71H33, TPS71H48, and TPS71H50)

‡ FB − Adjustable version only (TPS71H01)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 32 mV at an output current of 100 mA for the TPS71H50) and is directly proportional to the output current (see Figure 1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and remains independent of output loading (typically 285 µA over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. The LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 0.5  $\mu$ A maximum at T<sub>J</sub> = 25°C.

Power good (PG) reports low output voltage and can be used to implement a power-on reset or a low-battery indicator.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. **Example 2008 Texas Instruments Incorporated** Products conform to specifications per the terms of Texas Instruments<br>standard warranty. Production processing does not necessarily include<br>testing of all parameters.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

### **description (continued)**



**Figure 1. Dropout Voltage Versus Output Current**

The TPS71Hxx is offered in 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version). The TPS71Hxx family is available in a TSSOP (20-pin) thermally enhanced surface-mount power package. The package has an innovative thermal pad that, when soldered to the printed-wiring board (PWB), enables the device to dissipate several watts of power (see Thermal Information section). Maximum height of the package is 1.2 mm.



#### **AVAILABLE OPTIONS**†‡

† For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

‡ Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

§ Product Preview



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

Ω kΩ kΩ kΩ



† TPS71H33, TPS71H48, TPS71H50 (fixed-voltage options) ‡ Capacitor selection is nontrivial. See application information section for details.

### **Figure 2. Typical Application Configuration**



#### **functional block diagram**

† Switch positions are shown with EN low (active).

‡ For most applications, SENSE should be externally connected to OUT as close as possible to the device. (For other implementations, refer to SENSE-pin connection discussion in Applications Information section.)



#### SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ All voltage values are with respect to network terminal ground.

#### **DISSIPATION RATING TABLE 1 − FREE-AIR TEMPERATURE (see Figure 3)**§



#### **DISSIPATION RATING TABLE 2 − CASE TEMPERATURE (see Figure 4)**§



§ Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.

¶ Refer to Thermal Information section for detailed power dissipation considerations when using the TSSOP packages.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008



#### **Figure 4**

† Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.



#### SGLS220A − DECEMBER 2003 − REVISED MAY 2008

### **recommended operating conditions**



† Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for your maximum output current, use the following equation: V<sub>I(min)</sub> = V<sub>O(max)</sub> + V<sub>DO(max</sub> load)

Because the TPS71H01 is programmable, r<sub>DS(on)</sub> should be used to calculate V<sub>DO</sub> before applying the above equation. The equation for calculating V<sub>DO</sub> from r<sub>DS(on)</sub> is given in Note 2 in the electrical characteristics table. The minimum value of 2.5 V is the absolute lower limit for the recommended input voltage range for the TPS71H01.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

### **electrical characteristics at IO = 10 mA, EN = 0 V, CO = 4.7** µ**F/CSR‡ = 1** Ω**, SENSE/FB shorted to OUT (unless otherwise noted)**



‡ CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.

§ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



#### SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TPS71H01** electrical characteristics at  $I<sub>O</sub>$  = 10 mA, V<sub>I</sub> = 3.5 V,  $\overline{EN}$  = 0 V, C<sub>O</sub> = 4.7 µF/CSR<sup>†</sup> = 1  $\Omega$ , FB **shorted to OUT at device leads (unless otherwise noted)**



† CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

‡ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

§ Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES:  $\,$  1.  $\,$  When V<sub>I</sub> < 2.9 V and I<sub>O</sub> > 150 mA simultaneously, pass element r<sub>DS(on)</sub> increases (see Figure 27) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

2. To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

r<sub>DS(on)</sub> is a function of both output current and input voltage. The parametric table lists r<sub>DS(on)</sub> for V<sub>I</sub> = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V,  $3\,\mathrm{V}$ ,  $4\,\mathrm{V}$ , and 6 V, respectively. (For other programmed values, see Figure 26.)



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TPS71H33 electrical characteristics at**  $I_0$  **= 10 mA,**  $V_1$  **= 4.3 V,**  $\overline{EN}$  **= 0 V,**  $C_0$  **= 4.7**  $\mu$ **F/CSR<sup>†</sup> = 1**  $\Omega$ **, SENSE shorted to OUT (unless otherwise noted)**



† CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

‡ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



#### SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TPS71H48 electrical characteristics at**  $I$ **<sub>O</sub>** = 10 mA,  $V$ <sub>I</sub> = 5.85 V,  $\overline{EN}$  = 0 V,  $C$ <sub>O</sub> = 4.7  $\mu$ F/CSR<sup>†</sup> = 1  $\Omega$ , **SENSE shorted to OUT (unless otherwise noted)**



<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

‡ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TPS71H50 electrical characteristics at**  $I_0 = 10$  **mA,**  $V_1 = 6$  **V,**  $\overline{EN} = 0$  **V,**  $C_0 = 4.7 \mu$ **F/CSR<sup>†</sup> = 1**  $\Omega$ **, SENSE shorted to OUT (unless otherwise noted)**



† CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

‡ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TYPICAL CHARACTERISTICS**

## **Table of Graphs**





SGLS220A − DECEMBER 2003 − REVISED MAY 2008







SGLS220A − DECEMBER 2003 − REVISED MAY 2008





SGLS220A − DECEMBER 2003 − REVISED MAY 2008





SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TYPICAL CHARACTERISTICS**

Ripple Rejection - dB









**FREQUENCY**



**Figure 19**







SGLS220A − DECEMBER 2003 − REVISED MAY 2008





SGLS220A − DECEMBER 2003 − REVISED MAY 2008





SGLS220A − DECEMBER 2003 − REVISED MAY 2008



SGLS220A − DECEMBER 2003 − REVISED MAY 2008







SGLS220A − DECEMBER 2003 − REVISED MAY 2008



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TYPICAL CHARACTERISTICS**



†CSR values below 0.1 Ω are not recommended.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **TYPICAL CHARACTERISTICS**



† Ceramic capacitor

**Figure 42. Test Circuit for Typical Regions of Stability (see Figures 34 through 41)**



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

## **standard TSSOP-20**

In response to system-miniaturization trends, integrated circuits are being offered in low-profile and fine-pitch surface-mount packages. Implementation of many of today's high-performance devices in these packages requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are illustrated in this discussion:

- Improving the power-dissipation capability of the PWB design
- Improving the thermal coupling of the component to the PWB
- Introducing airflow in the system

Figure 43 is an example of a thermally enhanced PWB layout for the 20-lead TSSOP package. This layout involves adding copper on the PWB to conduct heat away from the device. The  $R_{\theta, JA}$  for this component/board system is illustrated in Figure 44. The family of curves illustrates the effect of increasing the size of the copper-heat-sink surface area. The PWB is a standard FR4 board ( $L \times W \times H = 3.2$  inch  $\times$  3.2 inch  $\times$  0.062 inch); the board traces and heat sink area are 1-oz (per square foot) copper.



**Figure 43. Thermally Enhanced PWB Layout (not to scale) for the 20-Pin TSSOP**

Figure 45 shows the thermal resistance for the same system with the addition of a thermally conductive compound between the body of the TSSOP package and the PWB copper routed directly beneath the device. The thermal conductivity for the compound used in this analysis is 0.815 W/m  $\times$  °C.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

### **THERMAL INFORMATION**

### **standard TSSOP-20 (continued)**



Using these figures to determine the system R<sub>θJA</sub> allows the maximum power-dissipation limit to be calculated with the equation:

$$
P_{D(max)} = \frac{T_{J(max)} - T_A}{R_{\theta JA(system)}}
$$

**Where** 

 $T_{J(max)}$  is the maximum allowable junction temperature (i.e., 150°C absolute maximum and 125°C maximum recommended operating temperature for specified operation).

This limit should then be applied to the internal power dissipated by the TPS71Hxx regulator. The equation for calculating total internal power dissipation of the TPS71Hxx is:

$$
P_{D(\text{total})} = (V_{\text{I}} - V_{\text{O}}) \cdot I_{\text{O}} + V_{\text{I}} \cdot I_{\text{Q}}
$$

Because the quiescent current of the TPS71Hxx family is very low, the second term is negligible, further simplifying the equation to:

$$
P_{D(\text{total})} = (V_1 - V_0) \cdot I_0
$$



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

### **standard TSSOP-20 (continued)**

For a 20-lead TSSOP/FR4 board system with thermally conductive compound between the board and the device body, where  $T_A = 55^{\circ}\text{C}$ , airflow = 100 ft/min, copper heat sink area = 1 cm<sup>2</sup>, the maximum power-dissipation limit can be calculated. As indicated in Figure 45, the system R<sub>θJA</sub> is 94°C/W; therefore, the maximum power-dissipation limit is:

$$
P_{D(max)} = \frac{T_{J(max)} - T_A}{R_{\theta J A(system)}} = \frac{125^{\circ}\text{C} - 55^{\circ}\text{C}}{94^{\circ}\text{C}/\text{W}} = 745 \text{ mW}
$$

If the system implements a TPS71H48 regulator where  $V_1$  = 6 V and  $I_{\bigcirc}$  = 385 mA, the internal power dissipation is:

$$
P_{D(total)} = (V_1 - V_O) \cdot I_O = (6 - 4.85) \cdot 0.385 = 443 \text{ mW}
$$

Comparing  $P_{D(total)}$  with  $P_{D(max)}$  reveals that the power dissipation in this example does not exceed the maximum limit. When it does, one of two corrective actions can be taken. The power-dissipation limit can be raised by increasing the airflow or the heat-sink area. Alternatively, the internal power dissipation of the regulator can be lowered by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters.

### **thermally enhanced TSSOP-20**

The thermally enhanced PWP package is based on the 20-pin TSSOP, but includes a thermal pad [see Figure 46(c)] to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, suffer from several shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a pin-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PWP package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PWP package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a lead-frame design (patent pending) and manufacturing technique to provide the user with direct connection to the heat-generating IC. When this pad is soldered or otherwise coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

## **thermally enhanced TSSOP-20 (continued)**



**Bottom View (c)**

#### **Figure 46. Views of Thermally Enhanced PWP Package**

Because the conduction path has been enhanced, power-dissipation capability is determined by the thermal considerations in the PWB design. For example, simply adding a localized copper plane (heat-sink surface), which is coupled to the thermal pad, enables the PWP package to dissipate 2.5 W in free air (reference Figure 48(a), 8 cm<sup>2</sup> of copper heat sink and natural convection). Increasing the heat-sink size increases the power dissipation range for the component. The power dissipation limit can be further improved by adding airflow to a PWB/IC assembly (see Figures 47 and 48). The line drawn at 0.3 cm<sup>2</sup> in Figures 47 and 48 indicates performance at the minimum recommended heat-sink size, illustrated in Figure 50.

The thermal pad is directly connected to the substrate of the IC, which for the TPS71HxxQPWP series is a secondary electrical connection to device ground. The heat-sink surface that is added to the PWB can be a ground plane or left electrically isolated. In other TO220-type surface-mount packages, the thermal connection is also the primary electrical connection for a given terminal which is not always ground. The PWP package provides up to 12 independent leads that can be used as inputs and outputs (Note: leads 1, 2, 9, 10, 11, 12, 19, and 20 are internally connected to the thermal pad and the IC substrate).



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

## **thermally enhanced TSSOP-20 (continued)**





SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**



**Figure 48. Power Ratings of the PWP Package at Ambient Temperatures of 25**°**C, 55**°**C, and 105**°**C**



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

### **thermally enhanced TSSOP-20 (continued)**

Figure 49 is an example of a thermally enhanced PWB layout for use with the new PWP package. This board configuration was used in the thermal experiments that generated the power ratings shown in Figures 47 and 48. As discussed earlier, copper has been added on the PWB to conduct heat away from the device. R<sub>θJA</sub> for this assembly is illustrated in Figure 47 as a function of heat-sink area. A family of curves is included to illustrate the effect of airflow introduced into the system.





### **Figure 49. PWB Layout (Including Copper Heatsink Area) for Thermally Enhanced PWP Package**

From Figure 47,  $R_{\theta JA}$  for a PWB assembly can be determined and used to calculate the maximum power-dissipation limit for the component/PWB assembly, with the equation:

$$
P_{D(max)} = \frac{T_J \text{max} - T_A}{R_{\theta JA(system)}}
$$

Where

T  $\text{Jmax}$  is the maximum specified junction temperature (150 $\textdegree$ C absolute maximum limit, 125 $\textdegree$ C recommended operating limit) and  $T_A$  is the ambient temperature.

P<sub>D(max)</sub> should then be applied to the internal power dissipated by the TPS71H33QPWP regulator. The equation for calculating total internal power dissipation of the TPS71H33QPWP is:

$$
P_{D(total)} = (V_I - V_O) \times I_O + V_I \times I_Q
$$

Since the quiescent current of the TPS71H33QPWP is very low, the second term is negligible, further simplifying the equation to:

$$
P_{D(\text{total})} = (V_1 - V_0) \times I_0
$$

For the case where  $T_A = 55^{\circ}$ C, airflow = 200 ft/min, copper heat-sink area = 4 cm<sup>2</sup>, the maximum power-dissipation limit can be calculated. First, from Figure 47, we find the system R<sub>θJA</sub> is 50°C/W; therefore, the maximum power-dissipation limit is:

$$
P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA(system)}} = \frac{125 \, \text{C} - 55 \, \text{C}}{50 \, \text{C/W}} = 1.4 \, \text{W}
$$



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

### **thermally enhanced TSSOP-20 (continued)**

If the system implements a TPS71H33QPWP regulator, where V<sub>I</sub> = 6 V and I<sub>O</sub> = 500 mA, the internal power dissipation is:

$$
P_{D(total)} = (V_1 - V_O) \times I_O = (6 - 3.3) \times 0.5 = 1.35 W
$$

Comparing P<sub>D(total)</sub> with P<sub>D(max)</sub> reveals that the power dissipation in this example does not exceed the calculated limit. When it does, one of two corrective actions should be made: raising the power-dissipation limit by increasing the airflow or the heat-sink area, or lowering the internal power dissipation of the regulator by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters.

### **mounting information**

Since the thermal pad is not a primary connection for an electrical signal, the importance of the electrical connection is not significant. The primary requirement is to complete the thermal contact between the thermal pad and the PWB metal. The thermal pad is a solderable surface and is fully intended to be soldered at the time the component is mounted. Although voiding in the thermal-pad solder-connection is not desirable, up to 50% voiding is acceptable. The data included in Figures 47 and 48 is for soldered connections with voiding between 20% and 50%. The thermal analysis shows no significant difference resulting from the variation in voiding percentage.

Figure 50 shows the solder-mask land pattern for the PWP package. The minimum recommended heat-sink area is also illustrated. This is simply a copper plane under the body extent of the package, including metal routed under terminals 1, 2, 9, 10, 11, 12, 19, and 20.

#### **reliability information**

This section includes demonstrated reliability test results obtained from the qualification program. Accelerated tests are performed at high-stress conditions so that product reliability can be established during a relatively short test duration. Specific stress conditions are chosen to represent accelerated versions of various deviceapplication environments and allow meaningful extrapolation to normal operating conditions.

#### **component level reliability test results**



**Figure 50. PWP Package Land Pattern**

#### **preconditioning**

Preconditioning of components prior to reliability testing is employed to simulate the actual board assembly process used by the customer. This ensures that reliability test results are more representative of those that would be seen in the final application. The general form of the preconditioning sequence includes a moisture soak followed by multiple vapor-phase-reflow or infrared-reflow solder exposures. All components used in the following reliability tests were preconditioned in accordance with JEDEC Test Method A113 for Level 1 (not moisture-sensitive) products.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

#### **high-temperature life test**

High-temperature life testing is used to demonstrate long-term reliability of the product under bias. The potential failure mechanisms evaluated with this stress are those associated with dielectric integrity and design or process sensitivity to mobile-ion phenomena. Components are tested at an elevated ambient temperature of 155°C for an extended period. Results are derated using the Arrhenius equation to an equivalent number of unit hours at a representative application temperature. The corresponding predicted failure rate is expressed in FITs, or failures per billion device-hours. The failure rate shown in this case is data-limited since no actual failures were experienced during qualification testing.

#### **PREDICTED LONG-TERM FAILURE RATE**



#### **biased humidity test**

Biased humidity testing is used to evaluate the effects of moisture penetration on plastic-encapsulated devices under bias. This stress verifies the integrity of the package construction and the die passivation system. The primary potential failure mechanism is electrolytic corrosion. Components are biased in a low power state to reduce heat dissipation and are subjected to a 120°C, 85%-relative-humidity environment for 100 hours.

#### **BIASED HUMIDITY TEST RESULTS**



#### **autoclave test**

The autoclave stress is used to assess the capabilities of the die and package construction materials with respect to moisture ingress and extended exposure. Predominant failure mechanisms include leakage currents that result from internal moisture accumulation and galvanic corrosion resulting from reactions with any present ionic contaminants. Components are subjected to a 121°C, 15 PSIG, 100%-relative-humidity environment for 240 hours.

#### **AUTOCLAVE TEST RESULTS**



#### **thermal shock test**

Thermal shock testing is used to evaluate the capability of the component to withstand mechanical stress resulting from differences in thermal coefficients of expansion among the die and package construction materials. Failure mechanisms are typically related to physical damage at interface locations between different materials. Components are cycled between −65°C and 150°C in liquid mediums for a total duration of 1000 cycles.







SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **THERMAL INFORMATION**

#### **PWB assembly level reliability results**

#### **temperature cycle test**

Temperature cycle testing of the PWB assembly is used to evaluate the capability of the assembly to withstand mechanical stress resulting from the differences in thermal coefficients of expansion among die, package, and PWB board materials. This testing is also used to sufficiently age the soldered thermal connection between the thermal pad and the Cu trace on the FR4 board and evaluate the degradation of the thermal resistance for a board-mounted test unit. The assemblies were cycled between temperature extremes of −40°C and 125°C for a total duration of 730 cycles.





#### **solderability test**

Solderability testing is used to simulate actual board-mount performance in a reflow process.

Solderability testing is conducted as follows: The test devices are first steam-aged for 8 hours. A stencil is used to apply a solder-paste terminal pattern on a ceramic substrate (nominal stencil thickness is 0.005 inch). The test units are manually placed on the solder-paste footprint with proper implements to avoid contamination. The ceramic substrate and components are subjected to the IR reflow process as follows:



**IR REFLOW PROCESS**

After cooling to room temperature, the component is removed from the ceramic substrate and the component terminals are subjected to visual inspection at 10X magnification.

Test results are acceptable if all terminations exhibit a continuous solder coating free of defects for a minimum 95% of the critical surface area of any individual termination. Causes for rejection include: dewetting, nonwetting, and pin holes. The component leads and the exposed thermal pad were evaluated against this criteria.

#### **SOLDERABILITY TEST RESULTS**



#### **X-ray test**

X-ray testing is used to examine and quantify the voiding of the soldered attachment between the thermal pad and the PWB copper trace. Voiding between 20% and 50% was observed on a 49-piece sample.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **APPLICATION INFORMATION**

The TPS71Hxx series of low-dropout (LDO) regulators is designed to overcome many of the shortcomings of earlier-generation LDOs, while adding features such as a power-saving shutdown mode and a power-good indicator. The TPS71Hxx family includes three fixed-output voltage regulators: the TPS71H33 (3.3 V), the TPS71H48 (4.85 V), and the TPS71H50 (5 V). The family also offers an adjustable device, the TPS71H01 (adjustable from 1.2 V to 9.75 V).

### **device operation**

The TPS71Hxx, unlike many other LDOs, features very low quiescent currents that remain virtually constant even with varying loads. Conventional LDO regulators use a pnp-pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). Close examination of the data sheets reveals that those devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves. The TPS71Hxx uses a PMOS transistor to pass current; because the gate of the PMOS element is voltage driven, operating currents are low and invariable over the full load range. The TPS71Hxx specifications reflect actual performance under load.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in  $I<sub>B</sub>$  to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS71Hxx quiescent current remains low even when the regulator drops out, eliminating both problems.

Included in the TPS71Hxx family is a 4.85-V regulator, the TPS71H48. Designed specifically for 5-V cellular systems, its 4.85-V output, regulated to within  $\pm 2\%$ , allows for operation within the low-end limit of 5-V systems specified to  $\pm$  5% tolerance; therefore, maximum regulated operating lifetime is obtained from a battery pack before the device drops out, adding crucial talk minutes between charges.

The TPS71Hxx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2 µA. If the shutdown feature is not used,  $\overline{EN}$  should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 120 µs.

### **minimum load requirements**

The TPS71Hxx family is stable even at zero load; no minimum load is required for operation.

### **SENSE-pin connection**

The SENSE pin of fixed-output devices must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **APPLICATION INFORMATION**

#### **external capacitor requirements**

An input capacitor is not required; however, a ceramic bypass capacitor  $(0.047 \text{ pF to } 0.1 \text{ µF})$  improves load transient response and noise rejection if the TPS71Hxx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

As with most LDO regulators, the TPS71Hxx family requires an output capacitor for stability. A low-ESR 10-µF solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 51). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2  $\Omega$  over temperature. Capacitors with published ESR specifications such as the AVX TPSD106K035R0300 and the Sprague 593D106X0035D2W work well because the maximum ESR at 25°C is 300 mΩ (typically, the ESR in solid-tantalum capacitors increases by a factor of 2 or less when the temperature drops from 25°C to −40°C). Where component height and/or mounting area is a problem, physically smaller, 10-µF devices can be screened for ESR. Figures 34 through 41 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

In applications with little or no high-frequency bypass capacitance  $(< 0.2 \mu F)$ , the output capacitance can be reduced to 4.7 μF, provided ESR is maintained between 0.7 and 2.5  $\Omega$ . Because minimum capacitor ESR is seldom if ever specified, it may be necessary to add a 0.5- $\Omega$  to 1- $\Omega$  resistor in series with the capacitor and limit ESR to 1.5  $\Omega$  maximum. As shown in the ESR graphs (Figures 34 through 41), minimum ESR is not a problem when using 10-uF or larger output capacitors.

The following is a partial listing of surface-mount capacitors usable with the TPS71Hxx family. This information (along with the ESR graphs, Figures 34 through 41) is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **APPLICATION INFORMATION**

## **external capacitor requirements (continued)**



293D226X0016D2W Sprague 22 µF, 16 V 1.1  $2.8 \times 7.3 \times 4.3$ Load < 100 mA, ceramic load





 $\dagger$  Size is in mm. ESR is maximum resistance at 100 kHz and  $T_A = 25^{\circ}$ C. Listings are sorted by height.



† TPS71H33, TPS71H48, TPS71H50 (fixed-voltage options)

**Figure 51. Typical Application Circuit**



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

### **APPLICATION INFORMATION**

### **programming the TPS71H01 adjustable LDO regulator**

Programming the adjustable regulators is accomplished using an external resistor divider as shown in Figure 52. The equation governing the output voltage is:

$$
V_{\mathbf{O}} = V_{\mathsf{ref}} \times \left(1 + \frac{R1}{R2}\right)
$$

where

 $V_{ref}$  = reference voltage, 1.178 V typ

Resistors R1 and R2 should be chosen for approximately 7-µA divider current. A recommended value for R2 is 169 kΩ with R1 adjusted for the desired output voltage. Smaller resistors can be used, but offer no inherent advantage and consume more power. Larger values of R1 and R2 should be avoided as leakage currents at FB will introduce an error. Solving equation 1 for R1 yields a more useful equation for choosing the appropriate resistance:

$$
R1 = \left(\frac{V_O}{V_{\text{ref}}} - 1\right) \times R2
$$



**OUTPUT VOLTAGE PROGRAMMING GUIDE**

<b>OUTPUT</b> <b>VOLTAGE</b>	R1	R <sub>2</sub>	<b>UNIT</b>
2.5V	191	169	$k\Omega$
3.3V	309	169	$k\Omega$
3.6V	348	169	$k\Omega$
4 V	402	169	$k\Omega$
5V	549	169	kΩ
6.4 V	750	169	kΩ

**Figure 52. TPS71H01 Adjustable LDO Regulator Programming**

#### **power-good indicator**

The TPS71Hxx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or as a low-battery indicator. PG does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.



SGLS220A − DECEMBER 2003 − REVISED MAY 2008

## **APPLICATION INFORMATION**

### **regulator protection**

The TPS71Hxx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS71Hxx also features internal current limiting and thermal protection. During normal operation, the TPS71Hxx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.





## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



This drawing is subject to change without notice. В.

Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.

This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.

Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding<br>recommended board layout. This document is available at www.ti.com <http://www.ti.com>.<br>E. See the additional figure in the Pro

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated