RENESAS FemtoClock® Crystal-to-3.3V LVPECL Frequency Synthesizer

DATA SHEET

GENERAL DESCRIPTION

The 843204I-01 is a 4 output LVPECL Synthe-sizer optimized to generate Gigabit Ethernet and SONET reference clock frequencies and is a member of the HiPerClocks[™] family of high performance clock solutions from IDT. Using a 19.44MHz and 25MHz, 18pF parallel resonant crystal, 155.52MHz and 156.25MHz frequencies can be generated. The 843204I-01 uses IDT's FemtoClock™ low phase noise VCO technology and can achieve 1ps or lower typical RMS phase jitter.


FEATURES

- Four 3.3V LVPECL outputs
- Selectable crystal oscillator interface or clock inputs
- Supports the following output frequencies: 155.52MHz and 156.25MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 155.52MHz, using a 19.44MHz crystal (12kHz - 13MHz): 0.6ps (typical)
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.7ps (typical)
- Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- For functional replacement part us 8T49N285

BLOCK DIAGRAM

nPLL_BYPASS A Pullup IN_SELA Pullup CLK0 Pulldown SFL A0 OEA0 XTAL_IN0 QA0 ÷4 OSC PLL 0 XTAL_OUT0 156.25MHz SELA1 625MHz OEA1 QA₁ nPLL_BYPASS_B Pullup 0 IN_SELB Pullup CLK1 Pulldown Pullup/pulldown SELB0 nCl K1 OFR0 QB0 0 XTAL IN1 [1 nQB0 OSC ÷4 PLL XTAL OUT1 SELB0 155.52MHz OEB1 622.08MHz QB₁ 0 nQB1

PIN ASSIGNMENT



843204I-01 48 Lead TSSOP 6.1mm x 12.5mm x 0.925mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	T	уре	Description
1, 2	nQA1, QA1	Output		Differential output pair. LVPECL interface levels.
3, 4	nQA0, QA0	Output		Differential output pair. LVPECL interface levels.
5, 10, 11, 12, 13, 20, 25, 26, 27, 28, 29, 37, 44	nc	Unused		No connect.
6	V _{CCO_A}	Power		Output supply pin for Bank A outputs.
7	SELA1	Input	Pulldown	Select pin. When HIGH, selects QA1/nQA1 at 155.52MHz. When LOW, selects QA1/nQA1 at 156.25MHz. LVCMOS/LVTTL interface levels.
8	SELA0	Input	Pulldown	Select pin. When HIGH, selects QA0/nQA0 at 155.52MHz. When LOW, selects QA1/nQA1 at 156.25MHz. LVCMOS/LVTTL interface levels.
9	nPLL_BYPASS_A	Input	Pullup	When LOW, PLL is bypassed. When HIGH, PLL output is active.
14, 15	XTAL_IN1, XTAL_ OUT1	Input		Parallel resonant crystal interface. XTAL_OUT1 is the output, XTAL_IN1 is the input.
16	CLK1	Input	Pulldown	Non-inverting differential clock input.
17	nCLK1	Input	Pullup/ Pulldown	Inverting differential clock input. V _{DD} /2 bias voltage when left floating.
18	IN_SELB	Input	Pullup	Select pin. When HIGH, selects XTAL1 inputs. When LOW, selects CLK1, nCLK1 inputs. LVCMOS/LVTTL interface levels.
19	V _{cco_B}	Power		Output supply pin for Bank B outputs.
21, 22	QB0, nQB0	Ouput		Differential output pair. LVPECL interface levels.
23, 24	QB1, nQB1	Ouput		Differential output pair. LVPECL interface levels.
30, 39	V _{CCA}	Power		Analog supply pins.
31	SELB1	Input	Pullup	Select pin. When HIGH, selects QB1/nQB1 at 155.52MHz. When LOW, selects QB1/nQB1 at 156.25MHz. LVCMOS/LVTTL interface levels.
32, 40	V _{cc}	Power		Core supply pins.
33	OEB1	Input	Pullup	Output enable pin. QB1/nQB1 outputs are enable. LVCMOS/LVTTL interface levels.
34	OEB0	Input	Pullup	Output enable pin. QB0/nQB0 outputs are enabled. LVCMOS/LVTTL interface levels.
35, 43	V _{EE}	Power		Negative supply pins.
36	SELB0	Input	Pullup	Select pin. When HIGH, selects QB0/nQB0 at 155.52MHz. When LOW, selects QB0/nQB0 at 156.25MHz. LVCMOS/LVTTL interface levels.
38	nPLL_BYPASS_B	Input	Pullup	When LOW, PLL is bypassed. When HIGH, PLL output is active.
41	OEA1	Input	Pullup	Output enable pin. QA1/nQA1 outpus are enabled. LVCMOS/LVTTL interface levels.
42	OEA0	Input	Pullup	Output enable pin. QA0/nQA0 outputs are enabled. LVCMOS/LVTTL interface levels.
45, 46	XTAL_OUT0, XTAL_IN0	Input		Parallel resonant crystal interface. XTAL_OUT0 is the output, XTAL_IN0 is the input.
47	CLK0	Input	Pulldown	LVCMOS/LVTTL clock input.
48	IN_SELA	Input	Pullup	Select pin. When HIGH, selects XTAL0 inputs. When LOW, selects CLK0 input. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units	
C	Input Capacitance			4		pF	
R	Input Pulldown Resistor			51		k	
R	Input Pullup Resistor			51		k	



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc} 4.6V

Inputs, $V_{_{\parallel}}$ -0.5V to $V_{_{CC}}$ + 0.5V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{_{\rm JA}}$ 54.8°C/W (0 mps) Storage Temperature, T $_{_{\rm STG}}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{cc} = V_{ccc_A} = V_{ccc_B} = 3.3V \pm 10\%, V_{ee} = 0V, Ta = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		2.97	3.3	3.63	V
V _{CCA}	Analog Supply Voltage		V _{cc} - 0.22	3.3	V _{cc}	V
V CCO_A, CCO_B	Output Supply Voltage		2.97	3.3	3.63	V
I _{EE}	Power Supply Current				165	mA
I _{CCA}	Analog Supply Current				22	mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{cc} = V_{cco.a} = V_{cco.b} = 3.3V \pm 10\%$, $V_{ee} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	tage		2		V _{cc} + 0.3	V
V	Input Low Volt	age		-0.3		0.8	V
		CLK0, SELA0, SELA1	$V_{cc} = V_{IN} = 3.63V$			150	μΑ
I _{IH}	Input High Current	nPLL_BYPASS_A, nPLL_BYPASS_B, IN_ SELA, IN_SELB, SELB1, SELB0, OEB0, OEB1, OEA0, OEA1	$V_{cc} = V_{iN} = 3.63V$			5	μА
		CLK0, SELA0, SELA1	$V_{cc} = 3.63V, V_{in} = 0V$	-5			μA
I _{IL}	Input Low Current	nPLL_BYPASS_A, nPLL_BYPASS_B, IN_ SELA, IN_SELB, SELB1, SELB0, OEB0, OEB1, OEA0, OEA1	V _{cc} = 3.63V, V _{IN} = 0V	-150			μΑ



 $\textbf{TABLE 3C. DIFFERENTIAL DC CHARACTERISTICS, V}_{\text{CC}} = V_{\text{CCO_B}} = V_{\text{CCO_B}} = 3.3 \text{V} \pm 10\%, V_{\text{ee}} = 0 \text{V}, \text{Ta} = -40 ^{\circ} \text{C to } 85 ^{\circ} \text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK1, nCLK1	V _{IN} = V _{CC} = 3.63V			150	μA
1	Input Low Current	nCLK1	$V_{_{IN}} = 0V, V_{_{CC}} = 3.63V$	-150			μΑ
! L	Input Low Current	CLK1	$V_{_{IN}} = 0V, V_{_{CC}} = 3.63V$	-5			μA
V	Peak-to-Peak Input	Voltage; NOTE 1		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ıt Voltage;		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: V should not be less than -0.3V

NOTE 2: Common mode voltage is defined as V_{II}.

Table 3D. LVPECL DC Characteristics, $V_{cc} = V_{cco_A} = V_{cco_B} = 3.3V \pm 10\%, V_{ee} = 0V, Ta = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	V
V _{oL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 to $\rm V_{\rm cco}$ - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter		Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental			
Eroguanav	XTAL0			25		MHz
Frequency	XTAL1			19.44		MHz
Equivalent Series Resistance (ESR)					50	Ω
Shunt Capacitance					7	pF
Drive Level					1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

 $\textbf{Table 5. AC Characteristics, } V_{_{CC}} = V_{_{CCO_A}} = V_{_{CCO_B}} = 3.3 V \pm 10\%, V_{_{EE}} = 0 V, TA = -40 ^{\circ} C \text{ to } 85 ^{\circ} C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency	SELB0 = 1; OEB0 = 1		155.52		MHz
ОИТ	Output Frequency	SELA0 = 0; OEA0 = 1		156.25		MHz
tsk(b)	Bank Skew; NOTE 1, 2				60	ps
+ii+(<i>C</i> X)	RMS Phase Jitter (Random);	155.52MHz, (12kHz - 1.3MHz)		0.6		ps
tjit(Ø)	NOTE 3	156.25MHz, (1.875MHz - 20MHz)		0.7		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	250		600	ps
odc	Output Duty Cycle		47		53	%


NOTE 1: Defined as skew within a bank of outputs at the same supply voltags and with equal load conditions.


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: See Phase Noise plot.




PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


DIFFERENTIAL INPUT LEVEL






RMS PHASE JITTER

BANK SKEW





OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

OUTPUT RISE/FALL TIME



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843204I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm cc}$, $V_{\rm cca}$, and $V_{\rm cco}$, should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a .01 μF bypass capacitor should be connected to each $V_{\rm cca}$.




FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The 843204I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE



LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 4 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{\rm cc}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm cc}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 4. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUTS

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1 k\Omega$ resistor can be tied from XTAL_IN to ground.

CLK INPUT

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

CLK/nCLK INPUTS

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 5A. LVPECL OUTPUT TERMINATION




FIGURE 5B. LVPECL OUTPUT TERMINATION



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 843204I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843204I-01 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for $V_{cc} = 3.3V + 10\% = 3.63V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.63V * 165mA = **598.95mW**
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30mW = 120mW

Total Power (3.63V, with all outputs switching) = 598.95mW + 120mW = 718.95mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assumig no air flow and a multi-layer board, the appropriate value is 54.8°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: $85^{\circ}\text{C} + 0.719\text{W} * 54.8^{\circ}\text{C/W} = 124.4^{\circ}\text{C}$. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 48-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Meters per Second)

012.5Multi-Layer PCB, JEDEC Standard Test Boards54.8°C/W51.0°C/W49.1°C/W



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{coo} - 2V.

• For logic high, $V_{OUT} = V_{OH, MAX} = V_{CCO, MAX} - 0.9V$

$$(V_{CCO MAX} - V_{OH MAX}) = 0.9V$$

• For logic low, $V_{OUT} = V_{OL MAX} = V_{CCO MAX} - 1.7V$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{\text{OH_MAX}} - (V_{\text{CCO_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CCO_MAX}} - V_{\text{OH_MAX}}) = [(2V - (V_{\text{CCO_MAX}} - V_{\text{OH_MAX}}))/R_{\text{L}}] * (V_{\text{CCO_MAX}} - V_{\text{OH_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}} \text{vs. Air Flow Table for 48 Lead TSSOP}$

θ_{JA} by Velocity (Meters per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 54.8°C/W
 51.0°C/W
 49.1°C/W

TRANSISTOR COUNT

The transistor count for 843204I-01 is: 3974

PACKAGE OUTLINE - G SUFFIX FOR 48 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

CVMDOL	Millim	neters
SYMBOL	Minimum	Maximum
N	4	8
Α		1.20
A1	0.05	0.15
A2	0.80	1.05
b	b 0.17	
С	0.09	0.20
D	12.40	12.60
E	8.10 E	BASIC
E1	6.00	6.20
е	0.50 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843204AGI-01LF	ICS843204AI01L	48 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
843204AGI-01LFT	ICS843204AI01L	48 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
		1	Product Discontinuation Notice - Last time buy expires November 2, 2016. PDN# CQ-15-05.	
A	Т9	12	Ordering Information - Removed leaded devices and ICS from orderable part number. Updated data sheet format.	11/5/15



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/