

CY7C1061BV33

16-Mbit (1M x 16) Static RAM

Features

- High speed
 - t_{AA} = 8, 10, 12 ns
- Low active power
 1080 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

Functional Description


The CY7C1061BV33 is a high-performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

Writing to the device is accomplished by enabling the chip (\overline{CE} LOW) while forcing the Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on</u> the address pins (A₀ through A₁₉). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through address pins (A₀ through A₁₉).

Reading from the device is accomplished by enabling the chip by taking CE LOW while forcing the Output Enable (\overline{OE}) LOW and the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of Read and Write modes.


The input/output pins (I/O₀ through I/O₁₅) are placed in <u>a</u> high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW and WE LOW).

The CY7C1061BV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout.



Cypress Semiconductor Corporation Document #: 38-05693 Rev. *A

3901 North First Street
 San Jose, CA 95134
 408-943-2600
 Revised January 12, 2005



Selection Guide

		-8	-10	-12	Unit
Maximum Access Time		8	10	12	ns
Maximum Operating Current	aximum Operating Current Commercial		275	260	mA
	Industrial	300	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	50	mA

54-pin TSOP II (Top View)

Pin Configurations^[1,2]

54-piii 1501	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	54 I/O ₁₁ 53 V _{SS} 52 I/O ₁₀ 51 I/O ₉ 50 V _{CC} 49 I/O ₈ 48 A ₅ 47 A ₆ 46 A ₇ 45 A ₈ 44 A ₉ 43 NC 42 OE 41 V _{SS} 40 DNU / V _{SS} 39 BLE 38 A ₁₀ 37 A ₁₁ 36 A ₁₂ 35 A ₁₃ 34 A ₁₄ 33 I/O ₇ 32 V _{SS} 31 I/O ₆ 30 I/O ₅ 29 V _{CC} 28 I/O ₄

Notes: 1. DNU / V_{CC} Pin (#16) has to be left floating or connected to V_{CC} and DNU / V_{SS} Pin (#40) has to be left floating or connected to V_{SS} to ensure proper application. 2. NC – No Connect Pins are not connected to the die.



CY7C1061BV33

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative GND ^[3] –0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State ^[3]	–0.5V to V _{CC} + 0.5V
DC Input Voltage ^[3]	–0.5V to V _{CC} + 0.5V
Current into Outputs (LOW)	20 mA

Operating Range

Range	V _{CC}	
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	

DC Electrical Characteristics Over the Operating Range

				-	8	-10		-12		
Parameter	Description	Test Conditions			Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 m	ıA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA	١		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage				V _{CC} + 0.3	2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[3]				0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			+1	-1	+1	-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$, Output Disabled		-1	+1	-1	+1	-1	+1	μA
I _{CC}	V _{CC} Operating	$V_{CC} = Max., f = f_{MAX} =$	Commercial		300		275		260	mA
	Supply Current	1/t _{RC}	Industrial		300		275		260	mA
I _{SB1}	Automatic CE Power-down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \ \overline{\text{CE}} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or} \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$			70		70		70	mA
I _{SB2}	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} \underline{\text{Max}}. \ \text{V}_{\text{CC}}, \\ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{or} \ \text{V}_{\text{IN}} \leq 0.3\text{V}, \ \text{f} = 0 \end{array}$	Commercial/ Industrial		50		50		50	mA

Capacitance^[4]

Parameter	Package	Description	Test Conditions	Max.	Unit
C _{IN}	C _{IN} Z54 Input Capacitance		$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 3.3 \text{V}$	6	pF
C _{OUT}	Z54	I/O Capacitance		8	pF

Thermal Resistance^[4]

Parameter	Description	Test Conditions	54-pin TSOP-II	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for	49.95	°C/W
Θ_{JC}		measuring thermal impedance, per EIA / JESD51.	3.34	°C/W


Notes:

Notes:

 V_{IL} (min.) = -2.0V and V_{IH}(max) = V_{CC} + 0.5V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.
 Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). As soon as 1ms (T_{power}) after reaching the minimum operating V_{DD}, normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR}, 2.0V) voltage.



AC Test Loads and Waveforms^[5]



AC Switching Characteristics Over the Operating Range ^[6]

Description V _{CC} (typical) to the first access ^[7]	Min.	Max.	Min.	Max.	Min.	Max.	llmit
V _{CC} (typical) to the first access ^[7]						wax.	Unit
V _{CC} (typical) to the first access ^[7]			1				
	1		1		1		ms
Read Cycle Time	8		10		12		ns
Address to Data Valid		8		10		12	ns
Data Hold from Address Change	3		3		3		ns
CE LOW to Data Valid		8		10		12	ns
OE LOW to Data Valid		5		5		6	ns
OE LOW to Low-Z	1		1		1		ns
OE HIGH to High-Z ^[8]		5		5		6	ns
CE LOW to Low-Z ^[8]	3		3		3		ns
CE HIGH to High-Z ^[8]		5		5		6	ns
CE LOW to Power-Up ^[9]	0		0		0		ns
CE HIGH to Power-Down ^[9]		8		10		12	ns
Byte Enable to Data Valid		5		5		6	ns
Byte Enable to Low-Z	1		1		1		ns
Byte Disable to High-Z		5		5		6	ns
		1			1	I	<u>. </u>
Write Cycle Time	8		10		12		ns
CE LOW to Write End	6		7		8		ns
	Read Cycle Time Address to Data Valid Data Hold from Address Change CE DE LOW to Data Valid OE LOW to Data Valid OE LOW to Low-Z OE DE LOW to Low-Z ^[8] CE CE LOW to Low-Z ^[8] CE DW to Low-Z ^[8] CE DW to Power-Up ^[9] CE DHGH to Power-Down ^[9] Byte Enable to Data Valid Byte Enable to Low-Z Byte Disable to High-Z Write Cycle Time	Read Cycle Time 8 Address to Data Valid 9 Data Hold from Address Change 3 CE LOW to Data Valid 9 OE LOW to Data Valid 1 OE LOW to Low-Z 1 OE HIGH to High-Z ^[8] 3 CE LOW to Low-Z ^[8] 3 CE LOW to Power-Up ^[9] 0 CE HIGH to Power-Down ^[9] 0 Byte Enable to Data Valid 1 Byte Enable to Low-Z 1 Byte Disable to High-Z 1 Write Cycle Time 8	Read Cycle Time8Read Cycle Time8Address to Data Valid8Data Hold from Address Change3CE LOW to Data Valid8OE LOW to Data Valid5OE LOW to Low-Z1OE HIGH to High-Z ^[8] 5CE LOW to Low-Z ^[8] 3CE HIGH to High-Z ^[8] 5CE LOW to Power-Up ^[9] 0CE HIGH to Power-Down ^[9] 8Byte Enable to Data Valid5Byte Enable to Low-Z1Write Cycle Time8	Read Cycle Time 8 10 Address to Data Valid 8 10 Address to Data Valid 8 10 Data Hold from Address Change 3 3 CE LOW to Data Valid 8 10 OE LOW to Data Valid 8 10 OE LOW to Low-Z 1 1 OE HIGH to High-Z ^[8] 5 1 CE LOW to Low-Z ^[8] 3 3 CE LOW to Low-Z ^[8] 5 1 CE LOW to Low-Z ^[8] 5 1 CE LOW to Low-Z ^[8] 0 0 0 CE LOW to Power-Up ^[9] 0 0 0 CE LOW to Power-Down ^[9] 8 8 10 Byte Enable to Data Valid 5 5 5 Write Cycle Time 8 10 10	Read Cycle Time 8 10 Address to Data Valid 8 10 Data Hold from Address Change 3 3 CE LOW to Data Valid 8 10 OE LOW to Data Valid 8 10 OE LOW to Data Valid 5 5 OE LOW to Low-Z 1 1 OE HIGH to High-Z ^[8] 5 5 CE LOW to Low-Z ^[8] 3 3 CE HIGH to High-Z ^[8] 5 5 CE LOW to Low-Z ^[8] 3 3 CE HIGH to High-Z ^[8] 5 5 CE LOW to Power-Up ^[9] 0 0 CE HIGH to Power-Down ^[9] 8 10 Byte Enable to Data Valid 5 5 Byte Enable to Low-Z 1 1 Byte Disable to High-Z 5 5 Write Cycle Time 8 10	Read Cycle Time 8 10 12 Address to Data Valid 8 10 12 Address to Data Valid 8 10 10 Data Hold from Address Change 3 3 3 CE LOW to Data Valid 8 10 0 OE LOW to Data Valid 5 5 5 OE LOW to Low-Z 1 1 1 1 OE HIGH to High-Z ^[8] 5 5 5 5 CE LOW to Low-Z 1 5 5 5 5 CE LOW to Low-Z ^[8] 3 3 3 3 3 3 3 CE LOW to Low-Z ^[8] 3 5 <td>Read Cycle Time 8 10 12 Address to Data Valid 8 10 12 Data Hold from Address Change 3 3 3 CE LOW to Data Valid 8 10 12 OE LOW to Data Valid 8 10 12 OE LOW to Data Valid 5 5 6 OE LOW to Low-Z 1 1 1 OE HIGH to High-Z^[8] 5 5 6 CE LOW to Low-Z^[8] 3 3 3 CE HIGH to High-Z^[8] 5 5 6 CE LOW to Low-Z^[8] 3 3 3 CE HIGH to High-Z^[8] 5 5 6 CE LOW to Power-Up^[9] 0 0 0 CE HIGH to Power-Down^[9] 8 10 12 Byte Enable to Data Valid 5 5 6 Byte Enable to Low-Z 1 1 1 Byte Disable to High-Z 5 5 6</td>	Read Cycle Time 8 10 12 Address to Data Valid 8 10 12 Data Hold from Address Change 3 3 3 CE LOW to Data Valid 8 10 12 OE LOW to Data Valid 8 10 12 OE LOW to Data Valid 5 5 6 OE LOW to Low-Z 1 1 1 OE HIGH to High-Z ^[8] 5 5 6 CE LOW to Low-Z ^[8] 3 3 3 CE HIGH to High-Z ^[8] 5 5 6 CE LOW to Low-Z ^[8] 3 3 3 CE HIGH to High-Z ^[8] 5 5 6 CE LOW to Power-Up ^[9] 0 0 0 CE HIGH to Power-Down ^[9] 8 10 12 Byte Enable to Data Valid 5 5 6 Byte Enable to Low-Z 1 1 1 Byte Disable to High-Z 5 5 6

Notes:

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l_{OL}/l_{OH} and specified transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
 7. This part has a voltage regulator which steps down the voltage from 3V to 2V internally. t_{power} time has to be provided initially before a Read/Write operation is

started. 8.

t_{HZCE}, t_{HZCE}, t_{HZKE}, t_{HZKE}, t_{HZKE}, t_{LZCE}, t_{LZCE}, t_{LZKE}, t_L

 9. These parameters are guaranteed by design and are not tested.
 10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Chip enables must be active and WE and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.


11. The minimum Write cycle time for Write Cycle No. 3 (\overline{WE} controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD}.



AC Switching Characteristics Over the Operating Range (continued)^[6]


		-	-8		-10		-12	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{AW}	Address Set-up to Write End	6		7		8		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	6		7		8		ns
t _{SD}	Data Set-up to Write End	5		5.5		6		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low-Z ^[8]	3		3		3		ns
t _{HZWE}	WE LOW to High-Z ^[8]		5		5		6	ns
t _{BW}	Byte Enable to End of Write	6		7		8		ns

Data Retention Waveform



Switching Waveforms


Read Cycle No. 1^[12, 13]



Notes:


12. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BHE} = V_{IL}$. 13. \overline{WE} is HIGH for Read cycle.





Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)^[13, 14]




Notes:

14. Address valid prior to or coincident with CE transition LOW.
15. Data I/O is high-impedance if OE or BHE and/or BLE = V_{IH}.
16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (BLE or BHE Controlled)



Write Cycle No. 3 (WE Controlled, OE LOW)^[15, 16]





Truth Table


CE	OE	WE	BLE	BHE	I/O ₀ -I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I _{CC})
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1061BV33-8ZC	Z54-II	54-pin TSOP II	Commercial
	CY7C1061BV33-8ZI			Industrial
10	CY7C1061BV33-10ZC	Z54-II	54-pin TSOP II	Commercial
	CY7C1061BV33-10ZI			Industrial
12	CY7C1061BV33-12ZC	Z54-II	54-pin TSOP II	Commercial
	CY7C1061BV33-12ZI			Industrial



Package Diagram



54-lead Thin Small Outline Package, Type II Z54-II

All products and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

Document Title: CY7C1061BV33 16-Mbit (1M x 16) Static RAM Document Number: 38-05693				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	283950	See ECN	RKF	New data sheet
*A	309453	See ECN	RKF	Final data sheet