

SBAS169B - NOVEMBER 2000 - REVISED MAY 2002

# Dual, 12-Bit, 50MHz Sampling ANALOG-TO-DIGITAL CONVERTER

## **FEATURES**

HIGH SNR: 66dB (2Vp-p), 68dB (3Vp-p)

LOW POWER: 720mW

• INTERNAL OR EXTERNAL REFERENCE

● LOW DLE: 0.6LSB

• FLEXIBLE INPUT RANGE: 2Vp-p to 3Vp-p

**● TQFP-64 POWER PACKAGE** 

# **DESCRIPTION**

The ADS2807 is a dual, high-speed, high dynamic range, 12-bit pipelined Analog-to-Digital Converter (ADC). This converter includes a high-bandwidth track-and-hold that gives excellent spurious performance up to and beyond the Nyquist rate. The differential nature of this track-and-hold and ADC circuitry minimizes even-order harmonics and gives excellent common-mode noise immunity. The track-and-hold can also be operated single-ended.


The ADS2807 provides for setting the full-scale range of the converter without any external reference circuitry. The internal reference can be disabled allowing low-drive, external references to be used for improved tracking in multichannel systems.

### APPLICATIONS

- COMMUNICATIONS IF PROCESSING
- COMMUNICATIONS BASESTATIONS
- TEST EQUIPMENT
- MEDICAL IMAGING
- VIDEO DIGITIZING
- CCD DIGITIZING

The ADS2807 provides an over-range indicator flag to indicate an input signal that exceeds the full-scale input range of the converter. This flag can be used to reduce the gain of front-end gain control circuitry. There is also an output enable pin to allow for multiplexing and testability on a PC board.

The ADS2807 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. The ADS2807 is available in a TQFP-64 power package.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### ABSOLUTE MAXIMUM RATINGS(1)

+V <sub>S</sub>	+6V
Analog Input	(-0.3V) to (+V <sub>S</sub> + 0.3V)
Logic Input	(-0.3V) to (+V <sub>S</sub> + 0.3V)
Case Temperature	+100°C
Junction Temperature	+150°C
Storage Temperature	+150°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACK ODUCT PACKAGE-LEAD DESIGNA		SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS2807Y	TQFP-64 "	PAP "	-40°C to +85°C	ADS2807Y "	ADS2807Y/1K5 ADS2807Y/250	Tape and Reel, 1500 Tape and Reel, 250

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

# **ELECTRICAL CHARACTERISTICS**

At T<sub>A</sub> = full specified temperature range, V<sub>S</sub> = +5V, differential input range = 2V to 3V for each input, sampling rate = 50MHz, unless otherwise noted.


			ADS2807Y		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUTION			12 Tested		Bits
SPECIFIED TEMPERATURE RANGE	Ambient Air	-40		+85	°C
ANALOG INPUT					
2V Full-Scale Input Range (Differential)	2Vp-p, INT or EXT Ref	2		3	V
2V Full-Scale Input Range (Single-Ended)	2Vp-p, INT or EXT Ref	1.5		3.5	V
3V Full-Scale Input Range (Differential)	3Vp-p, INT or EXT Ref	1.75		3.25	V
3V Full-Scale Input Range (Single-Ended)	3Vp-p, INT or EXT Ref	1		4	V
Analog Input Bias Current			1		μΑ
Analog Input Bandwidth			270		MHz
Input Impedance			1.25    3		MΩ    pF
CONVERSION CHARACTERISTICS					
Sample Rate		10k		50M	Samples/s
Data Latency			6		Clock Cycles
DYNAMIC CHARACTERISTICS					
Differential Linearity Error (largest code error)					
f = 1MHz			±0.6	±1.0	LSB
f = 10MHz	$f_S = 40MHz$		±0.6	±1.0	LSB
No Missing Codes	$f_S = 50MHz, T_A = +25^{\circ}C$		Tested		
	f <sub>S</sub> = 40MHz, Full Temp		Tested		
Integral Linearity Error, f = 1MHz	T <sub>A</sub> = +25°C		±3.5	±5.0	LSBs
Spurious-Free Dynamic Range <sup>(1)</sup>					
f = 1MHz (-1dBFS input)			72		dBFS <sup>(2)</sup>
f = 10MHz (-1dBFS input)		60	70		dBFS
f = 20MHz (-1dBFS input)			70		dBFS
2-Tone Intermodulation Distortion <sup>(3)</sup>					
f = 12MHz and 13MHz (-7dBFS each tone)			-71.8		dBc
Signal-to-Noise Ratio (SNR)					
f = 1MHz (-1dBFS input)			66		dBFS
f = 10MHz (-1dBFS input)		60	65		dBFS
f = 20MHz (-1dBFS input)			65		dBFS
f = 1MHz (-1dBFS input)	3Vp-p		68		dBFS
f = 10MHz (-1dBFS input)	3Vp-p		68		dBFS

# **ELECTRICAL CHARACTERISTICS (Cont.)**


At  $T_A$  = full specified temperature range,  $V_S$  = +5V, differential input range = 2V to 3V for each input, sampling rate = 50MHz, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
DYNAMIC CHARACTERISTICS (Cont.) Signal-to-(Noise + Distortion) (SINAD)(4)  f = 1MHz (-1dBFS input) f = 10MHz (-1dBFS input) f = 20MHz (-1dBFS input) f = 1MHz (-1dBFS input) f = 10MHz (-1dBFS input) Channel-to-Channel Crosstalk Output Noise Aperture Delay Time Aperture Jitter Overvoltage Recovery Time	3Vp-p 3Vp-p 2Vp-p Input Grounded	57	65 64 64 68 68 85 0.2 2 1.2		dBFS dBFS dBFS dBFS dBFS LSBs rms ns ps rms	
DIGITAL INPUTS Logic Family Convert Command High Level Input Current <sup>(5)</sup> (V <sub>IN</sub> = 5V) Low Level Input Current (V <sub>IN</sub> = 0V) High Level Input Voltage Low Level Input Voltage Input Capacitance	Start Conversion		r-5V CMOS Comp Edge of Convert		μΑ μΑ V V pF	
DIGITAL OUTPUTS Logic Family Logic Coding Low Output Voltage ( $I_{OL} = 50\mu A$ ) Low Output Voltage, ( $I_{OL} = 1.6mA$ ) High Output Voltage, ( $I_{OH} = 50\mu A$ ) High Output Voltage, ( $I_{OH} = 0.5mA$ ) Low Output Voltage, ( $I_{OH} = 0.5mA$ ) High Output Voltage, ( $I_{OH} = 50\mu A$ ) 3-State Enable Time 3-State Disable Time Output Capacitance	$VDRV = 5V$ $VDRV = 5V$ $VDRV = 5V$ $VDRV = 5V$ $VDRV = 3V$ $VDRV = 3V$ $\overline{OE} = L^{(5)}$ $\overline{OE} = H^{(5)}$	+4.9 +4.8 +2.4	CMOS traight Offset Bina 20 2 5	+0.1 +0.2 +0.4 40 10	V V V V v ns ns pF	
ACCURACY (Internal Reference, 2Vp-p, Unless Otherwise Noted)  Zero Error (Midscale)  Zero Error Drift (Midscale)  Gain Error Drift(6)  Gain Error Drift(7)  Gain Error Drift(7)  Power-Supply Rejection of Gain  REFT Tolerance  2V Full-Scale  3V Full-Scale  REFB Tolerance  2V Full-Scale  3V Full-Scale  REFB Tolerance  2V Full-Scale  REFB Tolerance	at $25^{\circ}$ C at $25^{\circ}$ C at $25^{\circ}$ C $\Delta V_{S} = \pm 5\%$ Deviation From Ideal 3.0V Deviation From Ideal 3.25V Deviation From Ideal 2.0V Deviation From Ideal 1.75V	REFB + 0.4 1.70	±1.0 16 ±1.5 66 ±1.0 23 70 ±10 ±20  ±10 ±20 3 2 375	±65 ±65 V <sub>S</sub> – 1.70 REFT – 0.4	%FS ppm/°C %FS ppm/°C %FS ppm/°C dB mV mV V V	
POWER-SUPPLY REQUIREMENTS Supply Voltage: $+V_S$ Supply Current: $+I_S$ Power Dissipation: $VDRV = 5V$ $VDRV = 3V$ $VDRV = 5V$ $VDRV = 3V$ Thermal Resistance, $\theta_{JA}$	Operating Operating External Reference External Reference Internal Reference Internal Reference	+4.75	+5.0 134 720 700 740 720	+5.25 760	V mA mW mW mW	

NOTES: (1) Spurious-Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to Full-Scale. (3) 2-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the  $\frac{2}{OE}$ -tone fundamental envelope. (4) Effective number of bits (ENOB) is defined by as (SINAD – 1.76)/6.02. (5) A  $\frac{50}{OE}$  pull-down resistor is inserted internally on  $\frac{OE}{OE}$  pins. (6) Includes internal reference. (7) Excludes internal reference.




#### **TIMING DIAGRAM**



SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>CONV</sub>	Convert Clock Period	20		100μs	ns
t <sub>L</sub>	Clock Pulse LOW	9.0	t <sub>CONV</sub> /2		ns
t <sub>H</sub>	Clock Pulse HIGH	9.0	t <sub>CONV</sub> /2		ns
t <sub>D</sub>	Aperture Delay		2		ns
t <sub>1</sub> <sup>(1)</sup>	Data Hold Time, $C_L = 0pF$	2.7			ns
t <sub>2</sub> <sup>(1)</sup>	New Data Delay Time, C <sub>L</sub> = 15pF max		8.2	12	ns
t <sub>3</sub>	Data Valid Falling Edge Delay, C <sub>L</sub> = 15pF max		7.5		ns
$t_4$	Data Valid Rising Edge Delay, $C_L = 15pF$ max		5.6		ns

NOTE: (1)  $t_1$  and  $t_2$  times are valid for VDRV voltages of +2.7V to +5V.

#### **PIN CONFIGURATION**






### **PIN DESCRIPTIONS**


PIN	I/O	DESIGNATOR	DESCRIPTION	PIN	1/0	DESIGNATOR	DESCRIPTION
1		GND	Ground	34	0	A5	Data Bit 5 (D7), Channel A
2		GND	Ground	35	0	A4	Data Bit 4 (D8), Channel A
3		+V <sub>S</sub>	+5V Supply	36	0	A3	Data Bit 3 (D9), Channel A
4		GND	Ground	37	0	A2	Data Bit 2 (D10), Channel A
5		+V <sub>S</sub>	+5V Supply	38	0	A1 (MSB)	Data Bit 1 (D11), Channel A
6	ı	OE <sub>B</sub>	Output Enable, Channel B	39	0	OVR	Over-Range Indicator, Channel A
7		GND	GND	40		VDRV <sub>A</sub>	Logic Driver Supply Voltage, Channel A
8		VDRV <sub>B</sub>	Logic Driver Supply Voltage, Channel B	41		GND	Ground
9	0	OVR <sub>B</sub>	Over-Range Indicator, Channel B	42	1	ŌE <sub>A</sub>	Output Enable, Channel A
10	0	B12 (LSB)	Data Bit 12 (D0), Channel B	43		+V <sub>S</sub>	+5V Supply
11	0	B11	Data Bit 11 (D1), Channel B	44		GND	Ground
12	0	B10	Data Bit 10 (D2), Channel B	45	1	SEL	Input Range Select: HIGH = 3V, LOW = 2V
13	0	В9	Data Bit 9 (D3), Channel B	46		+V <sub>S</sub>	+5V Supply
14	0	B8	Data Bit 8 (D4), Channel B	47		GND	Ground
15	0	B7	Data Bit 7 (D5), Channel B	48		GND	Ground
16	0	B6	Data Bit 6 (D6), Channel B	49		GND	Ground
17	0	B5	Data Bit 5 (D7), Channel B	50	1	IN <sub>A</sub>	Analog Input, Channel A
18	0	B4	Data Bit 4 (D8), Channel B	51	1	ĪN <sub>A</sub>	Complementary Analog Input, Channel A
19	0	В3	Data Bit 3 (D9), Channel B	52	0	CM <sub>A</sub>	Common-Mode, Channel A
20	0	B2	Data Bit 2 (D10), Channel B	53	I/O	REFT <sub>A</sub>	Top Reference/Bypass, Channel A
21	0	B1 (MSB)	Data Bit 1 (D11), Channel B	54	I/O	REFB <sub>A</sub>	Bottom Reference/Bypass, Channel A
22	0	DV <sub>B</sub>	Data Valid, Channel B	55		GND	Ground
23		GND	Ground	56	1	INT/EXT	Reference Select: HIGH = External,
24	ı	CLK	Clock				LOW = Internal 50k $\Omega$ Pull-Up Resistor
25		GND	Ground	57		+V <sub>S</sub>	+5V Supply
26	0	DV <sub>A</sub>	Data Valid, Channel A	58		GND	Ground
27	0	A12 (LSB)	Data Bit 12 (D0), Channel A	59	I/O	REFB <sub>B</sub>	Bottom Reference/Bypass, Channel B
28	0	A11	Data Bit 11 (D1), Channel A	60	I/O	REFT <sub>B</sub>	Top Reference/Bypass, Channel B
29	0	A10	Data Bit 10 (D2), Channel A	61	0	CM <sub>B</sub>	Common-Mode, Channel B
30	0	A9	Data Bit 9 (D3), Channel A	62		IN <sub>B</sub>	Complementary Analog Input, Channel B
31	0	A8	Data Bit 8 (D4), Channel A	63		IN <sub>B</sub>	Analog Input, Channel B
32	0	A7	Data Bit 7 (D5), Channel A	64		GND	Ground
33	0	A6	Data Bit 6 (D6), Channel A				





# TYPICAL CHARACTERISTICS


At T<sub>A</sub> = full specified temperature range, V<sub>S</sub> = +5V, differential input range = 2V to 3V for each input, sampling rate = 50MSPS, unless otherwise noted.




















# **TYPICAL CHARACTERISTICS (Cont.)**


At T<sub>A</sub> = full specified temperature range, V<sub>S</sub> = +5V, differential input range = 2V to 3V for each input, sampling rate = 50MSPS, unless otherwise noted.






















# **TYPICAL CHARACTERISTICS (Cont.)**


At T<sub>A</sub> = full specified temperature range, V<sub>S</sub> = +5V, differential input range = 2V to 3V for each input, sampling rate = 50MSPS, unless otherwise noted.
















## APPLICATION INFORMATION

#### THEORY OF OPERATION

The ADS2807 integrates two high-speed CMOS ADCs and an internal reference. The ADCs utilize a pipelined converter architecture consisting of eleven internal stages. Each stage feeds its data into the digital error correction logic, ensuring excellent differential linearity and no missing codes at the 12-bit level. The output data becomes valid after the rising clock edge (see Timing Diagram). The pipeline architecture results in a data latency of 6 clock cycles.

The analog input of the ADS2807 consists of a differential track-and-hold circuit. The differential topology along with tightly matched poly-poly capacitors produce a high level of AC performance at high sampling rates and in some undersampling applications.

Both inputs (IN,  $\overline{\text{IN}}$ ) require external biasing using a common-mode voltage that is typically at the mid-supply level (+V<sub>S</sub>/2).

#### **DRIVING THE ANALOG INPUTS**

The analog inputs of the ADS2807 are very high impedance and should be driven through an R-C network designed to pass the highest frequency of interest. This prevents highfrequency noise in the input from affecting SFDR and SNR. The ADS2807 can be used in a wide variety of applications and deciding on the best performing analog interface circuit depends on the type of application. The circuit definition should include considerations of input frequency spectrum and amplitude, single-ended or differential drive, and available power supplies. For example, communication (frequency domain) applications process frequency bands not including DC. In imaging (time domain) applications, the input DC component must be maintained into the ADC. Features of the ADS2807 include full-scale select (SEL), external reference, and CM output, providing flexibility to accommodate a wide range of applications. The ADS2807 should be configured to meet application objectives, while observing the headroom requirements of the driving amplifiers, to yield the best overall performance.

The ADS2807 input structure allows it to be driven either single-ended or differentially. Differential operation of the ADS2807 requires an in-phase input signal and a 180° out-of-phase part simultaneously applied to the inputs (IN,  $\overline{\text{IN}}$ ). The differential operation offers a number of advantages that, in most applications, will be instrumental in achieving the best dynamic performance of the ADS2807:

- The signal swing is half of that required for the singleended operation and, therefore, is less demanding to achieve while maintaining good linearity performance from the signal source.
- The reduced signal swing allows for more headroom in the interface circuitry and, therefore, a wider selection of the best suitable driver op amp.

- Even-order harmonics are minimized.
- Improves the noise immunity based on the converter's common-mode input rejection.

Using the single-ended mode, the signal is applied to one of the inputs, while the other input is biased with a DC voltage to the required common-mode level. Both inputs are equal in terms of their impedance and performance, except that applying the signal to the complementary input (IN) instead of the IN input will invert the input signal relative to the output code. For example, in the case when the input driver operates in inverting mode, using IN as the signal input will restore the phase of the signal to its original orientation. Time-domain applications may benefit from a single-ended interface configuration and its reduced circuit complexity. Driving the ADS2807 with a single-ended signal will result in a reduction of the distortion performance, while maintaining good signal-to-noise ratio (SNR). Employing dual-supply amplifiers and AC-coupling will usually yield the best results, while DC-coupling and/or single-supply amplifiers impose additional design constraints due to their headroom requirements, especially when selecting the 3Vp-p input range. However, single-supply amplifiers have the advantage of inherently limiting their output swing to within the supply rails. Alternatively, a voltage limiting amplifier, like the OPA688, may be considered to set fixed-signal limits and avoid any severe overrange condition for the ADC.

The full-scale input range of the ADS2807 is defined by the reference voltages. For example, setting the range select pin to SEL = LOW, and using the internal references (REFT = +3.0V and REFTB = +2.0V), the full-scale range is defined as: FSR =  $2 \cdot (REFT - REFB) = 2Vp-p$ .

The trade-off of the differential input configuration versus the single-ended is its higher complexity. In either case, the selection of the driver amplifier should be such that the amplifier's performance will not degrade the ADC's performance. The ADS2807 operates on a single power supply that requires a level shift for ground-based bipolar input signals to comply with its input voltage range requirements.

The input of the ADS2807 is of a capacitive nature and the driving source needs to provide the current to charge or discharge the input sampling capacitor while the track-andhold is in track mode. This effectively results in a dynamic input impedance that depends on the sampling frequency. In most applications, it is recommended to add a series resistor, typically  $20\Omega$  to  $50\Omega$ , between the drive source and the converter inputs. This will isolate the capacitive input from the source, which can be crucial to avoid gain peaking when using wideband operational amplifiers. Secondly, it will create a first-order, low-pass filter in conjunction with the specified input capacitance of the ADS2807. Its cutoff frequency can be adjusted even further by adding an external shunt capacitor from each signal input to ground. The optimum values of this R-C network depend on a variety of factors that include the ADS2807 sampling rate, the selected op amp, the interface configuration and the particular application (time domain versus frequency domain). Generally, increasing the size of the series resistor and/or capacitor will improve the SNR performance, but depending on the signal source, large resistor values may be detrimental to achieving good harmonic distortion. In any case, optimizing the R-C values for the specific application is encouraged.

# Transformer Coupled, Single-Ended to Differential Configuration

If the application requires a signal conversion from a single-ended source to drive the ADS2807 differentially, an RF transformer might be a good solution. The selected transformer must have a center tap in order to apply the common-mode DC voltage necessary to bias the converter inputs. AC grounding the center tap will generate the differential signal swing across the secondary winding. Consider a step-up transformer to take advantage of a signal amplification without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to improved distortion performance.

The differential input configuration provides the noticeable advantage of achieving high SFDR over a wide range of input frequencies. In this mode, both inputs of the ADS2807 see matched impedances. Figure 1 shows the schematic for the suggested transformer coupled interface circuit. The component values of the R-C low-pass may be optimized depending on the desired roll-off frequency. The resistor

across the secondary side ( $R_T$ ) should be calculated using the equation  $R_T = n^2 \cdot R_G$  to match the source impedance ( $R_G$ ) for good power transfer and VSWR.

The circuit example of Figure 1 shows voltage feedback amplifier OPA680 driving the RF transformer, which converts the single-ended signal into a differential. The OPA680 can be employed for either single- or dual-supply operation. For details on how to optimize its frequency response, refer to the OPA680 data sheet. With the  $49.9\Omega$  series output resistor, the amplifier emulates a  $50\Omega$  source (R<sub>G</sub>). Any DC content of the signal can be easily blocked by a capacitor (0.1µF) to avoid DC loading of the op amp's output stage.

# AC-Coupled, Single-Ended to Differential Interface with Dual-Supply Op Amps

Some applications demand a very high dynamic range and low levels of intermodulation distortion, but usually allow the input signal to be AC-coupled into the ADC. Appropriate driver amplifiers need to be selected to maintain the excellent distortion performance of the ADS2807. Often, these op amps deliver the lowest distortion with a small, ground-centered signal swing that requires dual power supplies. Because of the AC-coupling, this requirement can be easily accomplished, and the needed level shifting of the input signal can be implemented without affecting the driver circuit.




FIGURE 1. Converting a Single-Ended Input Signal into a Differential Signal Using an RF-Transformer.

Figure 2 shows an example of such an interface circuit specifically designed to maximize the dynamic performance. The voltage feedback amplifier, OPA642, maintains an excellent distortion performance for input frequencies of up to 15MHz. The two amplifiers (A1, A2) are configured as an inverting and noninverting gain stage to convert the input signal from single-ended to differential. The nominal gain for this stage is set to +2V/V. The outputs of the OPA642s are AC-coupled to the converter's differential inputs. This will keep the distortion performance at its best since the signal range stays within the linear region of the op amp and sufficient headroom to the supply rails can be maintained. Four resistors located between the top (REFT) and bottom (REFB) reference shift the input signal to a common-mode voltage of approximately +2.5V.

The interface circuit of Figure 2 can be modified to extend the bandwidth to approximately 25MHz, by replacing the OPA642 with its decompensated version, the OPA643. The OPA643 provides the necessary slew rate for a low distortion front end

to the ADS2807. With a minimum gain stability of +3, the gain resistors have to be modified, as well as optimizing the series resistor and shunt capacitance at each of the converter inputs.

# AC-Coupled, Single-Ended-to-Differential Interface for Single-Supply Operation

The previously discussed interface circuit can be modified if the system only allows for a single-supply operation, e.g.,  $V_S = +5V$ . Single-supply operation requires the driver amplifier to be biased as well in order to process a bipolar input signal. Typically, single-supply amplifiers do not achieve distortion performance as well as dual-supply op amps. The driver amplifier's output swing must exceed the full-scale input range of the converter. In addition, dual op amps, such as the current-feedback OPA2681, should be considered since they provide the closest open-loop gain and phase matching between the two channels. Shown in Figure 3 is a single-supply interface circuit for an AC-coupled input signal. With the ADS2807 set to the 2Vp-p input range, the top and bottom references (REFT, REFB) provide an output voltage




FIGURE 2. AC-Coupled Differential Driver Interface with OPA642.




FIGURE 3. AC-Coupled, Differential Interface for Single-Supply Operation.

of +3.0V and +2.0V, respectively. The CM output of the ADS2807 is used to bias the inputs of the driving amplifiers. Using the OPA2681 on a single +5V supply, its ideal common-mode point is +2.5V, which coincides with the recommended common-mode input level for the ADS2807, thus eliminating the need for coupling capacitors between the amplifiers and the converter.

The addition of a small series resistor ( $R_S$ ) between the output of the op amps and the input of the ADS2807 will be beneficial in almost all interface configurations. It will decouple the op amp's output from the capacitive load and avoid gain peaking that can result in increased noise. For best spurious and distortion performance, the resistor value should be kept below  $100\Omega$ . Furthermore, the series resistor, in combination with the shunt capacitor, establishes a passive low-pass filter limiting the bandwidth for the wideband noise, thus improving the SNR. The spurious free dynamic range of this single-supply front end is limited by the second harmonic distortion. An improvement of several dB may be realized by adding a pull-down resistor ( $R_P$ ) at the output of

each amplifier. This pulls a DC bias current out of the output stage of the amplifier. It is set to approximately 5mA, see Figure 3, but will vary depending on the amplifier used.

## Single-Ended, AC-Coupled, Dual-Supply Interface

The circuit provided in Figure 4 shows typical connections for using the ADS2807 in a single-ended input configuration. The bias requirements for AC-coupling are provided by a single resistor to the CM output lead. The single-ended mode of operation should be considered for ease of interface complexity and applications where the dynamic performance can be compromised. The series resistor  $R_{\rm S}$ , along with the shunt capacitance, provide the means to adjust the bandwidth and optimize the performance towards good signal-tonoise ratio. In addition, the amplifier configuration can be easily modified for an anti-aliasing filter based on a second-order Sallen-Key or Multiple-Feedback topology.

The interface example, shown in Figure 4, operates with the full-scale range of the ADS2807 set to 2Vp-p, leaving sufficient headroom for the output of the OPA642 to drive the converter and maintain low signal distortion.




FIGURE 4. AC-Coupling the Dual-Supply Amplifier OPA642 to the ADS2807 for a 2Vp-p Full-Scale Input Range.

#### DC-Coupled, Differential Driver with Level Shift

Several applications will require that the bandwidth of the signal path include DC, in which case, the signal has to be DC-coupled to the ADC. An op amp based interface circuit can be configured to scale and level shift the input signal to be compatible with the selected input range of the ADC. The circuit shown in Figure 5 employs a dual op amp, OPA2681, to drive the input of the ADS2807 differentially. The single-supply, general-purpose op amp OPA234 is added to buffer the common-mode voltage of +2.5V, available at the CM pin, and apply it to the input of the driver amplifier. This sets the correct DC voltage to bias the inputs of the ADS2807. It should be noted that any DC voltage differences between the IN and  $\overline{\text{IN}}$  inputs of the ADS2807 will result in an offset error. Using the OPA2681, this circuit can be operated either with a single or a dual  $\pm 5\text{V}$  supply.

#### REFERENCE OPERATION

The internal reference consists of a bandgap voltage reference, the drivers for the top and bottom reference, and the resistive reference ladder. References are internally connected, e.g.:  $\text{REFT}_A$  is connected to  $\text{REFT}_B$ , and  $\text{REFB}_A$  is connected to  $\text{REFB}_B$ . The bandgap reference circuit includes logic functions that allow setting the analog input swing of the ADS2807 to a differential full-scale range of either 2Vp-p or 3Vp-p by simply tying the SEL pin to a LOW or HIGH potential, respectively. While operating the ADS2807 in the external reference mode, the buffer amplifiers for REFT and REFB are disabled. The ADS2807 has an internal 50k $\Omega$  pull-

down resistor at the range select pin (SEL). Therefore, this pin can be either hardwired to ground or left unconnected, which will default the converter to a 2Vp-p full-scale input range (FSR). While set for the 2Vp-p range, the top and bottom reference voltages will be REFT = +3.0V and REFB = +2.0V. Switching to the 3Vp-p range changes those voltages to REFT = +3.25V and REFB = +1.75V. The reference buffers can be utilized to supply up to 1mA/channel (2mA total, sink and source) to external circuitry. To ensure proper operation with any reference configuration, it is necessary to provide solid bypassing at all reference pins in order to keep the clock feedthrough to a minimum, as shown in Figure 6. Good performance requires using 0.1µF low inductance capacitors. All bypassing capacitors should be located as close to their respective pins as possible.




FIGURE 6. Recommended Bypassing for the Reference Pins.




FIGURE 5. DC-Coupled Input Driver with Level Shifting.



#### **USING EXTERNAL REFERENCES**

For even more design flexibility, the internal reference can be disabled and an external reference voltage used. Driving both channels with an external reference offers the best performance, as it allows the channels to maintain balance. The utilization of an external reference may be considered for applications requiring higher accuracy, improved temperature performance, or a wide adjustment range of the converter's full-scale range. In multichannel applications, the use of a common external reference has the benefit of obtaining better matching and drift of the full-scale range between converters. Figure 7 gives an example of an external reference circuit using a single-supply, low-power, dual op amp (OPA2234).

The external references can vary as long as the value of the external top reference (REFT) stays within the range of  $V_S - 1.70V$  and REFB + 0.4V, and the external bottom reference (REFB) stays within 1.70V and REFT – 0.4V. Note that the function of the range selector pin (SEL) is disabled while the converter operates in external reference mode. Setting the ADS2807 for external reference mode requires the  $\overline{\text{INT}}/\text{EXT}$  pin (pin 18) to be HIGH.

The logic level applied to the  $\overline{\text{INT}}/\text{EXT}$  pin of the ADS2807 determines if the converter operates with either the built-in reference or external reference voltages. Due to this function pin having an internal 50k $\Omega$  pull-up resistor, the default configuration is external reference mode. Grounding this pin will activate the internal reference option.

The input track and hold amplifier is differential. A positive 1Vp-p on the IN and its compliment, a negative 1Vp-p, on the

 $\overline{\text{IN}}$  (see Figure 3) results in 2Vp-p on the output of the track-and-hold. Likewise, 2Vp-p on the IN and 0Vp-p on the  $\overline{\text{IN}}$  (see Figure 4) results in 2Vp-p on the output of the track-and-hold. Therefore, the reference voltages, REFT and REFB, are the same for both differential and single-ended inputs, as shown in Table I.

INPUT	REFERENCE	IN (Pins-50, 63)	IN (Pins-51, 62)	REFT	REFB	
2Vp-p Differential 1Vp-p Times 2 Inputs	Internal or External	2V to 3V	3V to 2V	+3V	+2V	
2Vp-p Single-Ended 2Vp-p Times 1 Input	Internal or External	1.5V to 3.5V	2.5V <sub>DC</sub>	+3V	+2V	
3Vp-p Differential 1.5Vp-p Times 2 Inputs	Internal or External	1.75V to 3.35V	3.25V to 1.75V	+3.25V	+1.75V	
3Vp-p Single-Ended 3Vp-p Times 1 Input	Internal or External	1V to 4V	2.5V <sub>DC</sub>	+3.25V	+1.75V	

TABLE I. Reference Voltages for Input Signal Ranges.

The external references may be changed for different tasks. The ADS2807 will follow the external references with a latency of 8 to 10 clock cycles. If it is desired to use INT/EXT and SEL to change the configuration of a circuit for different tasks, a large amount of time must be allowed. This time could be hundreds of microseconds. Refer to the Diagram on the front page. Note that there is no disconnect for external references. If it is desired to switch between internal and external references, disconnect switches must be added between the external references and the ADS2807.




FIGURE 7. Example for an External Reference Driver Using the Dual, Single-Supply Op Amp, OPA2234.



#### **DIGITAL INPUTS AND OUTPUTS**

#### **Clock Input Requirements**

Both channels of the ADS2807 are controlled by the same clock on the rising edge. Utilizing a single clock reduces timing uncertainty in the sampling of the two channels. Clock jitter is critical to the SNR performance of high-speed, high-resolution ADCs. Clock jitter leads to aperture jitter  $(t_A)$ , which adds noise to the signal being converted. The ADS2807 samples the input signal on the rising edge of the CLK input. Therefore, this edge should have the lowest possible jitter. The jitter noise contribution to total SNR is given by the following equation. If this value is near your system requirements, input clock jitter must be reduced.

Jitter SNR = 
$$20 \log \frac{1}{2\pi f_{IN} t_A}$$
 rms signal to rms noise

where:  $f_{IN}$  is input signal frequency

t<sub>A</sub> is rms clock jitter

Particularly in undersampling applications, special consideration should be given to clock jitter. The clock input should be treated as an analog input in order to achieve the highest level of performance. Any overshoot or undershoot of the clock signal may cause degradation of the performance. When digitizing at high sampling rates, the clock should have 50% duty cycle ( $t_H = t_L$ ), along with fast rise and fall times of 2ns or less. The clock input of the ADS2807 can be driven with either 3V or 5V logic levels. Using low-voltage logic (3V) may lead to improved AC performance of the converter.

#### Over Range Indicator (OVR)

If the analog input voltage exceeds the set full-scale range, an over range condition exists. The "OVR" pin of the ADS2807 can be used to monitor any such out-of-range condition. This "OVR" output is updated along with the data output corresponding to the particular sampled analog input voltage. Therefore, the OVR data is subject to the same pipeline delay as the digital data. The OVR output is LOW when the input voltage is within the defined input range. It will go to HIGH if the applied signal exceeds the full-scale range.

#### **Data Outputs**

The digital outputs of the ADS2807 can be set to a high-impedance state by driving  $\overline{\text{OE}}$  (pins 6 and 42) with a logic HIGH. Normal operation is achieved with pins 6 and 42 LOW due to internal pull-down resistors. This function is provided for testability purposes and is not meant to drive digital buses directly, or be dynamically changed during the conversion process. The output data format of the ADS2807 is in positive Straight Offset Binary code, as shown in Tables II and III. This format can easily be converted into the Binary Two's Complement code by inverting the MSB.

SINGLE-ENDED INPUT (IN = CM, Pins 52, 61)	STRAIGHT OFFSET BINARY (SOB)
+FS-1LSB (IN = CMV + FSR/2)	1111 1111 1111
+1/2 FS	1100 0000 0000
Bipolar Zero (IN = V <sub>CM</sub> )	1000 0000 0000
-1/2 FS	0100 0000 0000
-FS (IN = CMV - FSR/2)	0000 0000 0000

TABLE II. Coding Table for Single-Ended Input Configuration with  $\overline{\text{IN}}$  Tied to the Common-Mode Voltage.

DIFFERENTIAL INPUT	STRAIGHT OFFSET BINARY (SOB)
+FS-1LSB (IN = +3V, $\overline{IN}$ = +2V)	1111 1111 1111
+1/2 FS	1100 0000 0000
Bipolar Zero (IN = $\overline{IN}$ = $V_{CM}$ )	1000 0000 0000
-1/2 FS	0100 0000 0000
$-FS (IN = +2V, \overline{IN} = +3V)$	0000 0000 0000

TABLE III. Coding Table for Differential Input Configuration.

Data output is in the form of two parallel words. It is recommended that the capacitive loading on the data lines be as low as possible (< 15pF). Higher capacitive loading will cause larger dynamic currents as the digital outputs are changing. Those high current surges can feed back to the analog portion of the ADS2807 and affect the performance. If necessary, external buffers or latches close to the converter's output pins may be used to minimize the capacitive loading. They also provide the added benefit of isolating the ADS2807 from high-frequency digital noise on the bus coupling back into the converter.



#### **Digital Output Driver Supply (VDRV)**

Each channel of the ADS2807 has a separate dedicated supply pin (8, 40) for the output logic drivers, VDRV, which are not internally connected to the other supply pins. Setting the voltage at VDRV to +5V or +3V, the ADS2807 produces corresponding logic levels and can directly interface to the selected logic family. The output stages are designed to supply sufficient current to drive a variety of logic families. However, it is recommended to use the ADS2807 with +3V logic supply. This will lower the power dissipation in the output stages due to the lower output swing and reduce current glitches on the supply line that may affect the AC performance of the converter. In some applications, it might be advantageous to decouple the VDRV pin with additional capacitors or a pi-filter.

#### **OUTPUT ENABLE (OE)**

The digital outputs of the ADS2807 can be set to high impedance (tri-state) by driving  $\overline{\text{OE}}_{\text{A}}$  and  $\overline{\text{OE}}_{\text{B}}$  (pins 6, 42) with a logic HIGH. Normal operation is achieved with the same pins pulled LOW.

#### **GROUNDING AND DECOUPLING**

Proper grounding, bypassing, short trace lengths, and the use of power and ground planes are particularly important for

high-frequency designs. Multilayer PC boards are recommended for best performance since they offer distinct advantages, such as minimizing ground impedance, separation of signal layers by ground layers, etc. The ADS2807 should be treated as an analog component. Whenever possible, the supply pins should be powered by the analog supply. This will ensure the most consistent results, since digital supply lines often carry high levels of noise that otherwise would be coupled into the converter and degrade the achievable performance. The ground pins should directly connect to an analog ground plane that covers the PC board area under the converter. While designing the layout it is important to keep the analog signal traces separated from any digital lines to prevent noise coupling onto the analog signal path. Due to its high sampling rate, the ADS2807 generates high-frequency current transients and noise (clock feedthrough) that are fed back into the supply and reference lines. This requires that all supply and reference pins are sufficiently bypassed. Figure 8 shows the recommended decoupling scheme for the ADS2807. In most cases, 0.1µF ceramic chip capacitors at each pin are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close to the supply pins as possible. If system supplies are not a low enough impedance, adding a small tantalum capacitor will yield the best results.




FIGURE 8. Recommended Bypassing for the Supply Pins.





### PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS2807Y/1K5	ACTIVE	HTQFP	PAP	64	1500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS2807Y	Samples
ADS2807Y/250	ACTIVE	HTQFP	PAP	64	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR		ADS2807Y	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






6-Feb-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Sep-2015

### TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
ı		Dimension designed to accommodate the component length
I		Dimension designed to accommodate the component thickness
ı	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
					(mm)	W1 (mm)						
ADS2807Y/1K5	HTQFP	PAP	64	1500	330.0	24.8	13.0	13.0	1.5	16.0	24.0	Q2
ADS2807Y/250	HTQFP	PAP	64	250	180.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2

www.ti.com 17-Sep-2015




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS2807Y/1K5	HTQFP	PAP	64	1500	367.0	367.0	45.0
ADS2807Y/250	HTQFP	PAP	64	250	213.0	191.0	55.0

# PAP (S-PQFP-G64)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PowerPAD™ PLASTIC QUAD FLATPACK

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: A. All linear dimensions are in millimeters


⚠ Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PAP (S-PQFP-G64)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- This drawing is subject to change without notice.

- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated