

Low-Power Audio Codec with SoundWire®–I²S/TDM and Audio Processing

System Features

- Stereo headphone (HP) output with 114-dB dynamic range
	- Class H HP amplifier with four-level automatic or manual supply adjust
	- Power output 2 x 35 mW into 30 Ω
- Mono mic input with 114-dB dynamic range
	- Low-noise headset bias with integrated bias resistor
	- $-$ 1-V_{RMS} input voltage
	- Integrated AC-coupling capacitors
- Integrated detect features
	- OMTP (Open Mobile Terminal Platform) and AHJ (American headset jack) headset-type detection and configuration with low-impedance internal switches
	- Mic short (S0 Button) detect with ADC automute
	- Automatic Hi-Z of headset bias output to ground on headset bias current rise or HP/headset unplug
- System wake from headset/headphone plug/unplug or S0 button press
- Interrupt output
- Mono equalizer for side-tone mix
- MIPI[®] SoundWire® or I²C/I²S/TDM control and audio interface
- S/PDIF transmit (Sony/Philips digital interface format)
- Integrated fractional-N PLL
	- Increases system-clock flexibility for audio processing
	- Reference clock sourced from either I²S/TDM bit clock or MIPI SoundWire clock
- Audio serial port (ASP)
	- I2S (two channels) or TDM (up to four channels)
	- Slave or Hybrid-Master Mode (bit-clock slave and LRCK/FSYNC derived from bit clock)
	- Sample-rate converter (SRC) for two input channels, with bypass
	- SRC for one output channel, with bypass
	- User isochronous audio transport support
	- Supports up to 192-kHz sample rate to S/PDIF output
	- Sample rate support for 8 to 192 kHz
- Integrated power management
	- Digital core operates from either an external 1.2-V supply or LDO from a 1.8-V supply.
	- Step-down charge pump improves HP efficiency
	- Independent peripheral power-down controls
	- Standby operation from VP with all other supplies powered off
	- VP monitor to detect and report brownout conditions
	- Low-impedance switching suppresses ground-noise

Applications

- Ultrabooks, tablets, and smartphones
- Digital headsets

General Description

The CS42L42 is a low-power audio codec with integrated MIPI SoundWire interface or I2C/I2S/TDM interfaces designed for portable applications. It provides a high-dynamic range, stereo DAC for audio playback and a mono high-dynamic-range ADC for audio capture.

The CS42L42 provides high performance (up to 24-bit) audio for ADC and DAC audio playback and capture functions as well as for the S/PDIF transmitter. The CS42L42 architecture includes bypassable SRCs and a bypassable, three-band, 32-bit parametric equalizer that allows processing of digital audio data.

A digital mixer is used to mix the ADC or serial ports to the DACs. There is independent attenuation on each mixer input.

The processing along the output paths from the ADC or serial port to the two stereo DACs includes volume adjustment and mute control.

The CS42L42 is available in a 49-ball WLCSP package and a 48-pin QFN package for extended temperature range grade of -40° C to $+85^{\circ}$ C.

Table of Contents

1 Pin Assignments and Descriptions

This section shows pin assignments and describes pin functions.

1.1 WLCSP Pin Out (Through-Package View)

1.2 QFN Pin Out (Through-Package View)

Figure 1-2. QFN Pin Diagram

1.3 Pin Descriptions

Table 1-1. Pin Descriptions

Table 1-1. Pin Descriptions *(Cont.)*

1.The power supply is determined by ADPTPWR setting (see [Section 7.14.1](#page-156-3)). VP is used if ADPTPWR = 001 (VP_CP Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).

1.4 Electrostatic Discharge (ESD) Protection Circuitry

ESD-sensitive device. The CS42L42 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

[Fig. 1-3](#page-7-2) provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GNDA) and the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.

Figure 1-3. Composite ESD Topology

[Table 1-2](#page-7-1) shows the individual ESD domains and lists the pins associated with each domain.

Table 1-2. ESD Domains *(Cont.)*

1.See [Section 5.8](#page-101-0) for additional information regarding VD_FILT andVL.

2 Typical Connections

Figure 2-1. Typical Connection Diagram for I2C, I2S, or TDM

Notes:

- 1. R_{P_I} and R_{P_W} values can be determined by the \overline{INT} and \overline{WAKE} pin specifications in [Table 3-25.](#page-28-0)
- 2. $R_{P_{I2C}}^{-1}$ values can be determined by the I²C pull-up resistance specification in [Table 3-24.](#page-27-1)
- 3. The headphone amplifier's output power and distortion ratings use the nominal capacitances shown. Larger capacitance reduces ripple on the internal amplifiers' supplies and, in turn, reduces distortion at high-output power levels. Smaller capacitance may not reduce ripple enough to achieve output power and distortion ratings. Because actual values of typical X7R/X5R ceramic capacitors deviate from nominal values by a percentage specified in the manufacturer's data sheet, capacitors must be selected for minimum output power and maximum distortion required. Higher value capacitors than those shown may be used, however lower value capacitors must not (values can vary from the nominal by ±20%). See [Section 2.1.2](#page-11-3) for additional details.

- 4. Series resistance in the path of the power supplies must be avoided. Any voltage drop on VCP directly affects the negative charge-pump supply (–VCP_FILT) and clips the audio output.
- 5. Lowering capacitance below the value shown affects PSRR, THD+N performance, ADC–DAC isolation and intermodulation, and interchannel isolation and intermodulation.

2.1 Electromagnetic Compatibility (EMC) Circuitry

The circuit in [Fig. 2-3](#page-11-4) may be applied to signals not local to the CS42L42 (i.e., that traverse significant distances) for EMC.

Figure 2-3. Optional EMC Circuit

2.1.1 Low-Profile Charge-Pump Capacitors

In the typical connection for analog mics ([Fig. 2-1\)](#page-9-1), the recommended capacitor values for the charge-pump circuitry are 2.2 µF, rated as X7R/X5R or better. The following low-profile versions of these capacitors are suitable for the application:

- Description: 2.2 µF ±20%, 6.3 V, X5R, 0201
- Manufacturer, Part Number: Murata, GRM033R60J225ME47, nominal height = 0.3 mm
- Manufacturer, Part Number: AVX, 02016D225MAT2A, nominal height = 0.33 mm
- **Note:** Although the 0201 capacitors described are suitable, larger capacitors such as 0402 or larger may provide acceptable performance.

2.1.2 Ceramic Capacitor Derating

Note [3](#page-10-1) in [Fig. 2-1](#page-9-1) highlights that ceramic capacitor derating factors can significantly affect in-circuit capacitance values and, in turn, CS42L42 performance. Under typical conditions, numerous types and brands of large-value ceramic capacitors in small packages exhibit effective capacitances well below their ±20% tolerance, with some being derated by as much as –50%. These same capacitors, when tested by a multimeter, read much closer to their rated value. A similar derating effect has not been observed with tantalum capacitors.

The derating observed varied with manufacturer and physical size: Larger capacitors performed better, as did ones from Kemet Electronics Corp. and TDK Corp. of any size. This derating effect is described in data sheets and in applications notes from capacitor manufacturers. For instance, as DC and AC voltages are varied from the standard test points (applied DC and AC voltages for standard test points versus PSRR test are 0 and 1 V_{RMS} @ 1 kHz versus 0.9 V and ~1 mV_{RMS} @ 20 Hz–20 kHz), it is documented that the capacitances vary significantly.

3 Characteristics and Specifications

[Table 3-1](#page-12-1) defines parameters as they are characterized in this section.

Table 3-1. Parameter Definitions

Table 3-2. Recommended Operating Conditions

Test conditions: GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground.

Note: The device is fully functional and meets all parametric specifications in this section if operated within the specified conditions. Functionality and parametric performance is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

1.If DIGLDO_PDN is deasserted, no external voltage must be applied to VD_FILT.

2.Although device operation is guaranteed down to 2.5 V, device performance is guaranteed only down to 3.0 V. The following are affected when VP < 3.0 V: HSBIAS, charge pump LDO, TIP_SENSE threshold, RING_SENSE threshold.

3.The maximum over/undervoltage is limited by the input current.

4.[Table 1-1](#page-5-27) lists the power supply domain in which each CS42L42 pin resides.

5.±VCP_FILT is specified in [Table 3-16](#page-21-0).

Table 3-3. Absolute Maximum Ratings

Test conditions: GNDA = GNDL = GNDCP = 0 V ; voltages are with respect to ground.

Caution: Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Table 3-2,](#page-12-2) "Recommended Operating [Conditions](#page-12-2)" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1.Any pin except supply pins. Transient currents of up to ±100 mA on analog input pins do not cause SCR latch-up.

Table 3-4. Output Fault Rating

Test conditions: GNDA =GNDCP= 0 V; VA=1.8 V; VP = 3.6 V; voltages are with respect to ground.

1.Each source is individually connected directly to the specified supply during a fault condition.

2.The rating is based on foundry electromigration design rules when a perpetual fault exists on the HP outputs. When the specified time expires, analog performance is expected to degrade.

3.HPOUTx = 1 Vrms. If shorted to HSx, the headphone may be current limited in this configuration.

Table 3-5. Combined High-Performance ADC On-Chip Analog and Digital Filter Characteristics

Test conditions (unless specified otherwise): T_A = +25°C; MCLK = 12 MHz; MCLK_SRC_SEL = 0; Fs_{INT} = 48 kHz; path is HSIN to internal routing engine. All gains are set to 0 dB; HPF disabled.

1. Response scales with Fs_{int} (internal sample rate, based on MCLK). Specifications are normalized to Fs_{int} and are denormalized by multiplying by Fs_{int}.

2.Measurements with HPF disabled require either differential configuration or single-ended configuration with –30 dBFS input signal.

3.Informational only; group delay cannot be measured for this block by itself.Total group delay includes delay through the entire ADC and decimator path total-group delay is measured at 1 kHz.

Table 3-6. ADC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise): ADC_HPF_CF = 00; all gains are set to 0 dB; specifications represent the frequency response of the entire path with ADC_NOTCH_DIS = 1, SRC_ADC_BYPASS = 1, ADC_WNF_EN = 0, and ADC_HPF_EN = 1.

1. Response scales with Fs_{INT} (based on internal MCLK). Specifications are normalized to Fs_{INT} and are denormalized by multiplying by Fs_{INT}.

2.An additional –2° phase deviation may be present through the total path from HSIN to SDOUT.

3.Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

Table 3-7. Combined DAC Digital, On-Chip Analog, and HPOUTx Filter Characteristics

Test conditions (unless specified otherwise): T_A = +25°C; MCLK = 12 MHz, MCLK_SRC_SEL = 0, Fs_{INT} = 48 kHz; path is internal routing engine to HPOUTx, analog and digital gains are all set to 0 dB; HPF disabled.

1. Response scales with F_{SINT} (based on internal MCLK). Specifications are normalized to F_{SINT} and denormalized by multiplying by F_{SINT}

2. Informational only; group delay cannot be measured for this block by itself. An additional 5.5/Fs_{int} group delay may be present through the serial ports and internal audio bus.

Table 3-8. DAC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise) Analog and digital gains are all set to 0 dB; T_A = +25°C.

1. Response scales with Fs_{INT} (internal sample rate, based on MCLK). Specifications are normalized to $F_{S|NT}$ and are denormalized by multiplying by $F_{S|NT}$. 2.Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

Table 3-9. HSINx to SDOUT with SRC-Enabled Datapath Characteristics

Test conditions (unless specified otherwise): LRCK = Fs_{INT} = Fs_{EXT} = 48 kHz; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to 20 Hz; entire path characteristics including AFE + ADC + SRC + serial port.

1. Fs_{EXT} is the external sample rate (LRCK/FSYNC frequency). Response scales with Fs_{EXT} .

2.Measurements with HPF disabled require either differential configuration or single-ended configuration with –30 dBFS input signal.

3. This value varies by up to 1 Fs. If SRC is disabled, Fs = $Fs_{OUT} = Fs_{IN}$.

Table 3-10. SDIN to HPOUTx with SRC-Enabled Datapath Characteristics

Test conditions (unless specified otherwise): LRCK = Fs_{INT} = Fs_{EXT} = 48 kHz; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to $0.417x10^{-3}$ Fs_{EXT}; entire path characteristics including serial port + SRC + DAC + HPOUT.

1. Fs E_{EXT} is the external sample rate (LRCK/FSYNC frequency). Response scales with F_{SEXT} .

2. This value varies by up to 1 Fs. If SRC is disabled, Fs = Fs_{OUT} = Fs_{IN} .

Table 3-11. Wind-Noise Digital Filter Characteristics

Test conditions (unless specified otherwise): MCLK = 12 MHz; MCLK_SRC_SEL = 0; Fs_{INT} = 48 kHz; ADC HPF disabled.

1. Responses are clock dependent and scale with Fs_{INT} . The full-band response plot ([Fig. 9-28\)](#page-177-1) is normalized to Fs_{INT} and is denormalized by multiplying the x-axis scale by Fs. Passband frequencies above the transition-band response plot ([Fig. 9-29\)](#page-177-2) are for a Fs_{INT} of 48 kHz. Frequencies for other Fs_{INT} values are determined by multiplying the x-axis scale shown in the transition band plot and passband frequencies above by a factor of FsINT/48 kHz. 2. Wind-noise HPF characteristics apply only if the given filter is enabled ([ADC_WNF_EN](#page-155-1) = 1). Otherwise, the signal is unaffected by this block.

Table 3-12. HSIN-to-Serial Data Out Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) and [Fig. 2-2](#page-10-3) show CS42L42 connections; input is a full-scale 1-kHz sine wave; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters and can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; T_A = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP_LRCK = Fs = 48 kHz; MCLK = 12 MHz; SRC bypassed in data path; mixer attenuation and digital volume = 0 dB. ADC HPF EN = 1. Specifications valid for pseudodifferential and fully differential inputs.

1.Parameters in this table are described in detail in [Table 3-1.](#page-12-1)

2.(HSIN dynamic range test configuration (pseudodifferential). Input signal is –60 dB down from the corresponding full-scale voltage.

3. ADC_HPF_EN must remain asserted for proper functionality. Failure to do so may cause clipping of the ADC digital output. 4.HSIN CMRR test configuration 10

5.SDOUT code with [ADC_HPF_EN](#page-155-3) = 1 (see [p. 156\)](#page-155-3), [ADC_DIG_BOOST](#page-154-1) = 0 (see [p. 155](#page-154-1)).

6.ADC full-scale input voltage is measured on between HSIN+ and HSIN–. This is for single-ended or pseudodifferential input signals.

7.Measured between HSIN+ and HSIN–.

8. Turn-on time is measured from the ADC_PDN = 0 ACK signal to when data comes through the DAO port or SoundWire port. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum value specified.

Table 3-13. Serial Data In-to-HPOUTx Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) and [Fig. 2-2](#page-10-3) show CS42L42 connections; input test signal is a 24-bit full-scale 997-Hz sine wave with 1 LSB of triangular PDF dither applied; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66-1.94 V; VL = 1.8 V, VP = 3.6 V; VCP Mode; T_A = +25°C; measurement bandwidth is 20 Hz-20 kHz; ASP_LRCK = Fs_{INT} = 48-kHz mode; MCLK = 12 MHz, MCLK_SRC_SEL = 0; mixer attenuation and digital volume = 0 dB; FULL_ SCALE VOL = 0 (0dB); HP load: $R_1 = 30 \Omega$, $C_1 = 1$ nF (HPOUT LOAD = 0) and $R_1 = 3 k \Omega$, $C_1 = 10$ nF (HPOUT LOAD = 1)SRC bypassed.

1.One LSB of triangular PDF dither is added to data.

2.Because VCP settings lower than VA reduce the HP amplifier headroom, the specified THD+N performance at full-scale output voltage and power may not be achieved.

3.HP output test configuration. Symbolized component values are specified in the test conditions above.

4. Assumes no external impedance on HSx/HSx_REF. External impedance on HSx/HSx_REF affects the offset and step deviation. See [Section 4.4.1](#page-36-1). 5.Amplifier is guaranteed to be stable with either headphone load setting.

6. Turn-on time is measured from when the HP_PDN = 0 ACK signal is received to when the signal appears on the HP output. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum specified value.

Table 3-14. HSBIAS Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) and [Fig. 2-2](#page-10-3) show CS42L42 connections; GNDHS = GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66-1.94 V, VL = 1.8 V, VP = 3.0-5.25; I_{OUT} = 500 µA; T_A = +25°C; PDN_ALL = 0, HSBIAS_CTRL = 2.7-V Mode.

1. If HSBIAS_CTRL = 01, the internal HSBIAS node is to be shorted to ground. Output is pulled down to ground via an internal resistance of R_{OUT} to the HS3/HS4 pins, which is, in turn, connected internally or externally to ground (per [Fig. 2-1\)](#page-9-1).

2.The output voltage is the unloaded, open-circuit voltage present at the HSx pin selected as HSBIAS output.

3.No audio is allowed on HSIN/HSx if DETECT_MODE = 11 and HSBIAS_CTRL = 10.

4.Specifies use limits for the normal operation and HSIN short conditions.

Table 3-15. Switching Specifications—HSBIAS

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS42L42 connections; GNDA = GNDP = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66-1.94 V; VL = VCP = 1.8 V; VP = 3.0-5.25; I_{OUT} = 500 µA (not valid for fall time); T_A = +25°C; PDN_ALL = 0, DETECT_MODE = Normal Mode.

1.HSBIAS startup timing example

2.HSBIAS rise time is measured from 10% to 90% of the final output voltage. Transitions are specified with an HSBIAS_FILT capacitance of 4.7 µF. 3.Under the specified configuration, the HSBIAS transitions with an exponential rise time.

4.HS bias fall time is the time associated with HSBIAS falling from 95% to 5% of the programmed typical output voltage. If transitioning to Hi-Z, the output does not enter Hi-Z state until the internal digital counter completes, as determined by the HSBIAS RAMP setting.

5.HS bias transitions between the GND mode and ON modes occur with no transition state.

11.Mic bias startup to stable time period begins when the mic bias voltage starts to be applied. The period ends when the output voltage is stable (output voltage is at 95% of its programmed typical value).

Table 3-16. DC Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) and [Fig. 2-2](#page-10-3) show CS42L42 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; $VL = VCP = VA = 1.8 V$, $VP = 3.6 V$; $T_A = +25°C$.

1.External switches. See [Section 4.4.2](#page-37-0) for additional details.

2.The HP output current limiter threshold spec is valid only while the Class H rails are in VCP Mode.

3.Typical values have ±20% tolerance.

4. Clamp is disabled (HPOUT CLAMP = 1) and channel is powered down (HPOUT PDN = 1).

Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) and [Fig. 2-2](#page-10-3) show CS42L42 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; $VL = VA = 1.8$ V, $VP = 3.6$ V; $T_A = +25^{\circ}$ C.

Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics *(Cont.)*

Test conditions (unless specified otherwise): Fig. 2-1 and Fig. 2-2 show CS42L42 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; $VL = VA = 1.8$ V, $VP = 3.6$ V; $T_A = +25$ °C.

2.No load connected to any analog outputs.

3.The accurate reference, which sets the HSBIAS output voltage, is powered from VA.

4.If HS_CLAMP1/2 are connected to HS3/4, PSRR is reduced by 6 dB.

Table 3-18. Power Consumption

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS42L42 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VL = 1.8 V; DIGLDO_PDN is deasserted; VP = 3.6 V; T_A = +25°C; ASP_LRCK = 48-kHz Mode; Fs_{INT} = 48 kHz; SCLK = 12 MHz, MCLK_SRC_SEL = 0;mixer attenuation = 0 dB; FULL_SCALE_VOL = 1 (–6 dB) for HPOUTx, TIP_SENSE_CTRL = 11, all other fields are set to defaults; no signal on any input; control port inactive; input clock/data are held low when not required; test load is R_I = 30 Ω and C_I = 1 nF for HPOUTx; measured values include currents consumed by the codec and do not include current delivered to external loads unless specified otherwise (e.g., HPOUTx); see [Fig. 3-1](#page-23-1).

1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VL = VCP = 0 V; VP = 3.6 V.

2. Standby configuration: Clock/data lines held low; VA = VL = VCP = 0 V; VP = 3.6 V; M_MIC_WAKE = 0, M_HP_WAKE = 0 (unmasked).

3.SCLK_PRESENT = 1.

 $4.$ SCLK PRESENT = 0 (RCO clocking).

5. Standby configuration (RCO clocking): Clock/data lines held low; VA = 0 V; VL = 1.8 V, VCP = 0 V, VP = 3.6 V; M_MIC_WAKE = 0, M_HP $WAKE = 0$ (unmasked).

6. SCLK = 12.288 MHz, PLL off, SPDIF_CLK_DIV = 001 (divide factor = 2); data lines held low.

Note: The current draw on the VA, VCP, and VL power supply pins is derived from the measured voltage drop across a 10- Ω series resistor between the associated supply source and each voltage supply pin. Given the larger currents that are possible on the VP supply, an ammeter is used for the measurement.

Figure 3-1. Power Consumption Test Configuration

Table 3-19. Register Field Settings

1.LATCH_TO_VP must be set for the following settings to take effect: TIP_

Table 3-20. S0 Button Detect Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS42L42 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA and VP; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V, VL = 1.8 V, VP = 3.0–5.25 V; T_A = +25°C.

1. The variable M refers to the decimal representation of the [HS_DETECT_LEVEL](#page-152-0) setting (see [p. 153](#page-152-0)).

2. Time for the DC level detector circuits to completely power up after [PDN_MIC_LVL_DETECT](#page-151-2) transitions from 1 to 0 (see [p. 152\)](#page-151-2).

Table 3-21. Switching Specifications—SoundWire Port

Test conditions (unless specified otherwise): GND = 0 V; SWIRE_SEL pin = VL; voltages are with respect to ground; VD_FILT = 1.2 V; VA = 1.8 V; VP = 3.6 V; TA = +25°C; logic 0 = ground, logic 1 = VL; input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds for VL logic (as shown in [Table 3-25\)](#page-28-0).

Table 3-21. Switching Specifications—SoundWire Port *(Cont.)*

Test conditions (unless specified otherwise): GND = 0 V; SWIRE_SEL pin = VL; voltages are with respect to ground; VD_FILT = 1.2 V; VA = 1.8 V; VP = 3.6 V; TA = +25°C; logic 0 = ground, logic 1 = VL; input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds for VL logic (as shown in Table 3-25).

1.Slew time for positive or negative clock/data edge on clock/data output between 0.2 and 0.8 VL.

Table 3-22. Digital Audio Interface Timing Characteristics

Test conditions (unless specified otherwise): GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; values are for both VL = 1.2 and 1.8 V; inputs: Logic 0 = GNDL = 0 V, Logic 1 = VL; T_A = +25°C; C_{LOAD} = 30 pF (for VL = 1.2 V) and 60 pF (for VL = 1.8 V); input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds (see [Table 3-25](#page-28-0)); ASP_TX_HIZ_DLY = 00.

1.Output clock frequencies follow SCLK frequency proportionally. Deviation of the bit-clock source from nominal supported rates is directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of SCLK becomes a +100-ppm offset in MCLK and LRCK).

2.I2S interface timing. Note: SCPOL = 1

tsuspr Hisprimeted from an external device. The external device is expected to maintain SCLK timing specifications.
A SCLK is mastered from an external device. The external device is expected to maintain SCLK timing spec

5.SCLK operation below 2.8224 MHz may result in degraded performance.

6.Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK_HI is set to 511 SCLK periods and LRCK period is set to 512 SCLK periods.

7.Data is latched on the rising or falling edge of SCLK, as determined by ASP_SCPOL_IN_x and ASP_FSD (See [Section 7.5.7](#page-139-0) and [Section 7.5.8](#page-139-1)). 8.Data may be latched on either the rising or falling edge of SCLK.

9.TDM interface Hi-Z timing

Table 3-23. Switching Characteristics—S/PDIF Transmitter

Test conditions (unless specified otherwise): Outputs: Logic $0 = 0$ V, Logic $1 = \text{VL} = 1.8$ V; $C_L = 60$ pF.

Table 3-24. I2C Slave Port Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; min/max performance data taken with VL = 1.66–1.94 V (VL_SEL = VP) or VL = 1.1–1.3 V (VL_SEL = GNDD); inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL; T_A = +25°C; SDA load capacitance equal to maximum value of C_B = 400 pF; minimum SDA pull-up resistance, R_{P(min)}.¹ [Table 3-1](#page-12-1) describes some parameters in detail. All specifications are valid for the signals at the pins of the CS42L42 with the specified load capacitance.

1. The minimum R_P value (see [Fig. 2-1\)](#page-9-1) is determined by using the maximum VL level, the minimum sink current strength of its respective output, and the maximum low-level output voltage, V_{OL} . The maximum R_P value may be determined by how fast its associated signal must transition (e.g., the

lower the R_P value, the faster the I²C bus can operate for a given bus load capacitance). See the I²C bus specification referenced in [Section 13.](#page-182-2) 2. All timing is relative to thresholds specified in [Table 3-25](#page-28-0), V_{IL} and V_{IH} for input signals, and V_{OL} and V_{OH} for output signals.

3.I²C control-port timing

4. Data must be held long enough to bridge the SCL transition time, t_F.

5.Time from falling edge of SCL until data output is valid.

6. The switch between RCO and either SCLK or PLL occurs upon setting/clearing [SCLK_PRESENT](#page-134-0) (see [p. 135](#page-134-0)) and sending the I²C stop condition. An SCLK_PRESENT transition (0 to 1 or 1 to 0) starts a switch between RCO and the selected SCLK or PLL. An I2C stop condition is sent, after which a wait time of at least 150 μ s is required before the next I²C transaction can begin using the newly selected clock.

Table 3-25. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS42L42 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; parameters can vary with VL and VP; min/max performance data taken with VCP = VA = 1.8 V, VD_FILT = 1.2 V; VP = 3.0–5.25 V; VL = 1.66–1.94 V (VL_SEL = VP) or VL = 1.1–1.3 V (VL_SEL = GNDD); T_A = +25°C; C_L = 60 pF.

1.See [Table 1-1](#page-5-27) for serial and control-port power rails.

2.Specification is per pin. The CS42L42 is not a low-leakage device, per the *MIPI Specification*. See [Section 13](#page-182-2).

3.Includes current through internal pull-up or pull-down resistors on pin.

4. If VL = 0 V, the current must not exceed the values provided in [Table 3-3](#page-12-3).

5.TIP_SENSE input circuit. This circuit allows the TIP_SENSE signal to go as low as –VCP_

FILT and as high as VP. [Section 4.14.2](#page-80-0) provides configuration details.

VP

4 Functional Description

This section provides a general description of the CS42L42 architecture and detailed functional descriptions of the various blocks that make up the CS42L42. [Fig. 4-1](#page-29-1) shows the flow of signals through the CS42L42 and gives links to detailed descriptions of the respective sections.

The CS42L42 is an ultralow-power, 24-bit audio codec, with a single analog input ADC channel and a stereo DAC. The ADC is fed by fully differential or pseudodifferential analog input that support mic and line-level input signals. The DAC feeds a stereo pseudodifferential output amplifier. The converters operate at a low oversampling ratio, maximizing power savings while maintaining high performance.

The serial data interface ports operate either at standard audio-sample rates as timing slaves or in Hybrid-Master Mode as a bit-clock slave generating LRCK internally. An onboard fractional-N PLL can be used to generate the internal-core timing (MCLK_{INT}) if the SCLK source is not one of the following rates (where N = 2 or 4):

- N x 5.6448 or 6.1440 MHz
- USB rates (N x 6 MHz)

The CS42L42 significantly reduces overall power consumption, with a very low-voltage digital core and with low-voltage Class H amplifiers (powered from an integrated LDO regulator and a step-down/inverting charge pump, respectively). The CS42L42 comprises the following subblocks:

- Analog input. The analog input block, described in [Section 4.1](#page-31-0), allows selection from mono line-level or mic sources. The pseudodifferential line-input configuration provides noise rejection for single-ended analog CS42L42 inputs. Mic input supports fully differential sources and can operate with single-ended sources in a pseudodifferential configuration. Analog input requires no external DC-blocking capacitors.
- Digital mixer. The digital mixer, described in [Section 4.2](#page-32-0), facilitates the mixing and routing of the ADC and serial port audio data to the device analog. All paths have selectable attenuation before being mixed to allow relative volume control and to avoid clipping.
- Equalizer. A bypassable, three-band equalizer, described in [Section 4.3](#page-33-0), is available to process signals within the CS42L42. Each of the three fully programmable filter banks can be configured independently.

CIRRUS LOGIC[®]

Analog outputs. The analog output block, described in [Section 4.4,](#page-36-0) includes separate pseudodifferential headphone Class H amplifiers. An on-chip step-down/inverting charge pump creates a positive and negative voltage equal to the input or to either one-half or one-third of the input supply for the amplifiers, allowing an adaptable, full-scale output swing centered around ground. The resulting internal amplifier supply can be \pm VCP/3, \pm VCP/2, \pm VCP, or \pm 2.5 V.

The inverting architecture eliminates the need for large DC-blocking capacitors and allows the amplifier to deliver more power to HP loads at lower supply voltages. The step-down architecture allows the amplifier's power supply to adapt to the required output signal. This adaptive power-supply scheme converts traditional Class AB amplifiers into more power-efficient Class H amplifiers.

- Class H amplifier. The HP output amplifiers, described in [Section 4.6,](#page-41-0) use a patented Cirrus Logic four-mode Class H technology that maintains high performance and maximizes operating efficiency of a typical Class AB amplifier.
- Clocking architecture. Described in [Section 4.7,](#page-46-0) the clock for the device can be supplied internally from an integrated fractional-N PLL using ASP_SCLK/SWIRE_CLK as the source clock or the internal PLL can be bypassed and derived directly from the ASP_SCLK/SWIRE_CLK input pin.
- MIPI-compliant two-wire SoundWire interface. The CS42L42 integrates a SoundWire interface to transport audio and control data, which provides an alternative to the I2C/ASP interfaces. See [Section 4.8.](#page-52-0)
- Serial ports. The CS42L42 has two serial data-port options: The TDM/I2S (ASP) port is a highly configurable serial port; the MIPI-compliant SoundWire serial port can be selected to communicate audio and voice data to and from other devices in the system, such as application processors and Bluetooth® transceivers. See [Section 4.9](#page-66-0).

The ASP can operate in TDM Mode, which includes full-duplex communication, defeatable SDOUT driver for sharing the TDM bus between multiple devices, flexible data structuring via control port registers, clock slave mode, and higher bandwidth, enabling more data to be transferred to and from the device.

- S/PDIF Tx Port. The S/PDIF output port, described in [Section 4.10](#page-73-0), is integrated to provide a pass-through of encoded (e.g., AC3) or PCM data from the serial audio ports to an external optical driver.
- Sample-rate converters (SRCs). SRCs, described in [Section 4.11,](#page-75-0) are used to bridge different sample rates at the serial ports within the digital-processing core. SRCs are used for the ASP output channel, and both ASP input channels, the SoundWire output channel and both SoundWire input channels. SRCs can be bypassed. Note that the S/PDIF channels do not have SRCs in their paths.
- Headset interface. This interface is described in [Section 4.12](#page-76-0). It is a collection of low-power circuits that provide an intelligent interface to an external headset. It also communicates with an applications processor to relay command and status information. Headset-type detection is described in [Section 4.13](#page-78-0).
- The CS42L42 supports plug presence-detect capability via the two associated sense pins: TIP_SENSE and RING_ SENSE. The sense pins are debounced to filter out brief events before being reported to the corresponding presence detect bit and generating an interrupt if appropriate. Plug presence detection is described in [Section 4.14](#page-79-0).
- Power management. Several control registers provide independent power-down control of the analog and digital sections of the CS42L42, allowing operation in select applications with minimal power consumption. Power management considerations are described in [Section 4.15](#page-82-0).
- Control-port operation. The control port, described in [Section 4.16,](#page-84-0) provides access to the registers for configuring the codec. The control port operation may be completely asynchronous with respect to the audio sample rates. To avoid potential interference problems, control-port data pins must remain static if no operation is required.
- Resets. [Section 4.17](#page-86-0) describes the reset options—power-on reset (POR), asserting RESET, and the SoundWire reset mechanism.
- Interrupts. The CS42L42 includes an open-drain interrupt output, INT. Interrupt mask registers control whether an event associated with an interrupt status/mask bit pair triggers the assertion of INT. A set of SoundWire interrupts is provided that is separate from the general interrupt implementation. See [Section 4.18](#page-87-0).

Note that the following terms are used interchangeably in this document:

- ASP RX, DAI0, and DAC input
- ASP DAI1 and SPDIF input
- ASP TX, DAO and ADC

4.1 Analog Input

The CS42L42 analog (line in/mic) input is fed to a high-dynamic range ADC path, shown in [Fig. 4-2](#page-31-1).

Figure 4-2. Analog-Input Signal Flow

The CS42L42 provides a mono, high-performance capture path, directly sourced from HSIN±. To optimize the path's dynamic range and power consumption, the ADC uses analog and DSP techniques to automatically adapt to input signal content. During normal operation, the high-performance ADC path channel selects either a high-input amplitude path or low-noise path. With this functionality, the path's dynamic range can be optimized without the power consumption of a single, high-amplitude, low-noise ADC path.

The ADC HSIN inputs supports fully differential, pseudodifferential, and single-ended configurations (see [Fig. 4-3](#page-31-2)). Although the best performance is typically achieved with a fully differential signal input, the pseudodifferential configuration is recommended over a traditional single-ended input configuration when possible (see [Fig. 4-2](#page-31-1)). This is due to cancelation of common-mode signals or noise that may appear on the signal.

4.1.1 ADC High-Pass Filter

The ADC path, shown in [Fig. 4-2](#page-31-1), includes a defeatable, first-order digital high-pass filter, enabled by setting ADC_HPF [EN](#page-155-3) (see [p. 156\)](#page-155-3). Clearing this bit may cause clipping of the ADC digital output. [ADC_HPF_CF](#page-155-6) (see [p. 156](#page-155-6)) is used to configure the corner frequency. [Table 3-6](#page-13-2) lists high-pass filter specifications.

4.1.2 ADC Wind-Noise Filter

The defeatable, bypassable, fourth-order digital high-pass filter is enabled by [ADC_WNF_EN](#page-155-1) (see [p. 156](#page-155-1)). Its configurable corner frequency is controlled by [ADC_WNF_CF](#page-155-2) (see [p. 156](#page-155-2)). [Table 3-11](#page-15-0) lists wind-noise filter specifications.

4.1.3 ADC Gain Control

In traditional ADC designs, selectable gain stages or fixed-gain preamps (PGAs) commonly precede the ADC inputs. Although these offer flexibility, they are a result of ADC input limitations. If a gain is selected too high, clipping may occur in the ADC on loud passages. If the gain is too low to avoid clipping, sounds may be too low and SNR may suffer.

The CS42L42 ADC path achieves very high dynamic range with a very low noise floor with minimal power. Using patent-pending circuitry that simplifies the ADC input-path configuration, the ADC fundamentally captures the entire sound signal. The resulting SNR is typically much higher than legacy systems, without potential clipping.

The CS42L42 incorporates digital-gain capability that allows the SNR to remain constant as compared to analog gain adjustments in legacy systems. Enabling [ADC_DIG_BOOST](#page-154-1) (see [p. 155](#page-154-1)) adds a +20-dB digital gain to the ADC output. Additionally, the ADC VOL control (see [p. 155](#page-154-3)) allows for volume control range from $+12$ to –96 dB, or mute.

4.1.4 Soft Ramping Control

If [ADC_SOFTRAMP_EN](#page-154-2) (see [p. 155](#page-154-2)) is set, changes to ADC digital volumes are applied slowly by stepping through each volume-control setting with a delay between steps equal to an integer number of Fs periods. The delay between steps can vary from 1/Fs period to 72/Fs periods and is set via [DSR_RATE](#page-130-1) (see [p. 131\)](#page-130-1).

4.2 Digital Mixer

The internal stereo digital mixer, shown in [Fig. 4-4,](#page-32-1) can mix the ADC path output with Channel A and B from the serial port inputs. Each input can be attenuated via MIXER CHx VOLy. Outputs are available as a source for the DACs.

Figure 4-4. Digital Mixer Subblocks

Note: When mixing channels, to ensure that all paths are defined and known, select only active channels. Selecting a powered-down channel may cause undesirable behavior, such as clipping or high distortion.

4.2.1 Avoiding Mixer Clipping

Because digital mixers are essentially adders, when more than one input is fed into a mixer, a potential for overflow exists, depending on the bit-word length of the inputs and the mixer and the input value range used. For example, if two, full-range, signed, 4-bit channels yield a signed 4-bit result, whenever the sum of the two inputs falls outside the –8 to +7 range, the hypothetical result would overflow, causing undesired output signal distortion (i.e., wrapping).

All mixers have enough accumulator bits to avoid overflow. If any mixer's result exceeds the bit width of the signal data path, the result is forced to either the full-scale maximum or minimum value. This ensures that the signal is clipped rather than distorted (by the wrapping effect of truncating the accumulator result to fit the data path width). Attention is required to ensure that clipping does not occur within the digital mixer control. Of course, if the digital mixer control is fed a signal that was clipped elsewhere, its output retains that external clipping.

[Table 4-1](#page-32-2) lists the recommended maximum premixer volume level settings to avoiding mixer clipping.

For [Table 4-1,](#page-32-2) it is assumed that all inputs are at full scale (no preattenuation) and that there is no relative volume adjustment between inputs. If one or more inputs is at less than full scale, less attenuation (a higher volume) can be set while avoiding mixer clipping. If there is to be a relative volume adjustment between inputs, less attenuation can be set for one or more inputs as long as any other inputs are sufficiently attenuated to avoid clipping (e.g., with three full-scale inputs, one input could be attenuated by 6 dB, as long as the other two are attenuated by 12 dB).

Note: As noted elsewhere, to avoid clipping, select only active channels when mixing channels.

4.2.2 Mixer Attenuation Values

The digital mixer contains programmable attenuation blocks that are configured as described in the MIXER_CHx_VOLy field descriptions in [Section 7.15.1](#page-156-6)[—Section 7.15.3](#page-157-3). For all settings except 0 dB, attenuation on the mixer input includes an offset that increases as attenuation increases, as follows:

- For commonly used $-6n$ dB ($n = \{1, 2, \text{etc.}\}\$ attenuation settings, the offset rounds the attenuation exactly to the desired 1/2*n* factor (e.g., 20Log(1/2) = 6.021 dB, not 6.000 dB).
- For attenuation settings other than –6*n* dB, the always positive offset provides slightly more attenuation, giving enough margin to avoid mixer clipping.

4.3 Three-Band Equalizer

The mono equalizer connects as shown in [Fig. 4-5](#page-33-1). The equalizer input enters three fully programmable parametric filter banks that can be independently configured in any of the following: low-pass filter (LPF), high-pass filter (HPF), all-pass filter (APF), band-pass filter (BPF), notch filter (NF), peaking EQ (PEQ), low-shelving EQ (LSEQ), or high-shelving EQ (HSEQ).

Figure 4-5. Three-Band Equalizer

The three filter banks are cascaded, such that the Filter Bank 1 output is the input to Filter Bank 2, and so on. Therefore, the overall transfer function is the product of the three functions: $H_1(z) \cdot H_2(z) \cdot H_3(z)$, as shown in [Fig. 4-5.](#page-33-1) Each bank is implemented as Direct Form II transposed, as shown in [Fig. 4-6.](#page-33-2)

Figure 4-6. Direct Form II Transposed Filter Bank Architecture

[Eq. 4-1](#page-33-3) represents the filter bank architecture, where y[n] represents the output sample value and $x[n]$ represents the input sample value.

 $y[n] = b_0x[n] + b_1x[n-1] + b_2x[n-2] + a_1y[n-1] + a_2y$

Equation 4-1. Filter Equation

Note: If the conventional difference equation is used to calculate coefficients, coefficients a1 and a2 must be inverted before writing them.

To avoid audible distortion when inputs to the equalizer are extremely large, the gain must be limited to 0 dB for each filter stage and all B coefficients must be between ±1.0.

As [Table 4-2](#page-34-0) shows, coefficients are represented in binary by 32-bit signed values stored in S1.30 two's complement format. The 2 MSBs represent the sign bit and whole-number portion of the decimal coefficient. The 30 LSBs represent the fractional portion of the coefficient. Coefficients must be in the range of –2.00000 to 1.999999999 (0x8000 0000–0x7FFF FFFF).

Table 4-2. Equalizer Filter Formatting (Fs_{INT} = 48 kHz)

[Section 7.16](#page-157-0) describes three-band equalizer registers. All coefficients are configured as pass-through at power-up.

Note: Filters are read and written by using [EQ_COEF_OUT](#page-158-0) and [EQ_COEF_IN](#page-157-4) (see [p. 158](#page-157-4)). However, they must be accessed only as part of a full-filter access procedure; otherwise, the three-band filter may be corrupted and audio artifacts may occur.

Use [Ex. 4-1](#page-34-1) to write EQ filter coefficients.

Example 4-1. Writing the EQ Filter Coefficients

Example 4-1. Writing the EQ Filter Coefficients *(Cont.)*

Use [Ex. 4-2](#page-35-0) to read EQ filter coefficients. Read the coefficients only as soon as they are written (e.g., before setting EQ START_FILTER in Step [8](#page-35-1) in [Ex. 4-1\)](#page-34-1).

Notes: If EQ_START_FILTER is cleared after reading the coefficients, the b0 coefficients are set to +1.0 and the remaining coefficients are cleared. Setting the EQ_START_FILTER back to 1 does not restore the coefficients. A complete rewrite must be performed.

Writing EQ_COEF_IN[31:24] stretches the clock unless (EQ_PDN==0 && (EQ_READ==1 XOR EQ_WRITE==1))

Reading EQ_COEF_OUT[7:0] stretches the clock unless (EQ_PDN==0 && (EQ_READ==1 XOR EQ_WRITE==1))

If SoundWire is used to read the EQ coefficients, indirect access is preferred. See [Section 4.8.12](#page-60-0).

Example 4-2. Reading the EQ Filter Coefficients

4.4 Analog Output

This section describes the headphone (HP) outputs. The CS42L42 provides an analog output that is fed from the mixer. [Fig. 4-7](#page-36-0) shows the general flow of the analog outputs.

Figure 4-7. Analog-Output Signal Flow

The output path is sourced directly from the mixer output. The playback path uses advanced analog and digital signal-processing techniques to adapt to the input signal content and enhance dynamic range and power consumption of the playback path. The HP output must be muted before changing the state of [FULL_SCALE_VOL](#page-156-0) (see [p. 157\)](#page-156-0), which sets the maximum HPOUT output voltage. See [Table 3-13.](#page-17-0) HP outputs are muted by [ANA_MUTE_B](#page-156-1) and [ANA_MUTE_A](#page-156-2) (see [p. 157](#page-156-0)).

[Fig. 4-8](#page-36-2) shows analog output flow details. Power to DACs is controlled by the related output drivers' PDN bits.

Figure 4-8. Output Path

[Fig. 4-9](#page-36-1) is an op-amp–level schematic for the analog output flow.

4.4.1 Pseudodifferential Outputs

The analog output amplifiers use a pseudodifferential output topology that allows the amplifier to monitor the ground potential at the load through the reference pins (HSx_REF, RING_SENSE). Minimize the impedance from the CS42L42 reference pin to the load ground (typically the connector ground). Impedance in this path affects analog output attenuation as well as the common-mode rejection of the output amplifier, which affects output offset and step deviation.

4.4.2 Using External Output Switches

The CS42L42 can work with external switches for the headphone outputs along with mic inputs. [Fig. 4-10](#page-37-0) shows a simplified, closed-loop example of supporting two separate headsets, including headphone and mic support. For simplicity, tip sense and ring sense connectivity is not shown.

Figure 4-10. Closed-Loop External Output Switches

[Fig. 4-10](#page-37-0) shows HPSENSA and HPSENSB, pins not typically seen in the HP output. They allow the feedback point of the HP output to include the switch impedance. This closed-loop method improves output performance, although the following considerations must be adhered to when incorporating external switches:

- The combined switch ON-resistance (R_{ON}) and PCB trace resistance must be less than 1 Ω . Although any added resistance in the signal path decreases output voltage swing, keeping the total resistance below 1 Ω minimizes the voltage loss along with reducing the effect on DC offsets. For example, for a 30- Ω load, the full-scale output voltage swing is reduced by the extent of the switches' ON-resistance.
- The switch ON-resistance flatness (R_{ON} flatness) must be less than 0.02 Ω over the common-mode voltage swing of these switches. for SW6 and SW8 and less than 0.075Ω over the common-mode voltage swing of SW2 and SW4. Failure to meet this requirements degrades THD performance.

Note that not just the value of the switches' R_{ON} flatness, but also its shape has a considerable effect on THD performance. It is recommended that the shape be as linear as possible over the common-mode voltage swing appearing at each switch. Shapes such as "W", "N", and "M" significantly affect THD, even if their R_{ON} flatness meets the values defined here.

The total capacitance placed on the HPOUTx pins is limited to 1 or 10 nF, depending on the [HPOUT_LOAD](#page-155-1) setting (see [p. 156](#page-155-1)). The combined switch capacitance $(C_{ON} + C_{OFF})$, PCB stray capacitance, and any headphone connector/cable/load capacitance must be within these limits, otherwise stability is reduced and THD is degraded. Because the amplifier feedback path includes the switches, HP_PDN must be set if the switches are open.

4.4.3 Using Open-Loop Configuration for Multiple HPs and Mics

The open-loop configuration shown in [Fig. 4-11](#page-38-0) offers another way to support multiple headphones and microphones.

Figure 4-11. Open-Loop Configuration

This approach requires half the number of switches, saving PCB space and cost, addressing routing concerns, and decreasing the total capacitance. The drawback is that the feedback points do not account for switch characteristics, which leads to significantly degraded THD performance and an increased reduction in voltage appearing at the headphone connector. Due to these factors, this open-loop approach is not recommended for general use.

The closed-loop approach feedback point is taken at the connector. This forces the HP output amplifier to correct for switch characteristics even though the maximum output voltage swing is the same for both configurations. Additionally, the HSx_ REF connection point is also at the connector in the closed-loop configuration, which improves HP performance over the open-loop method. Together, the closed-loop configuration results in the best performance if switches must be used.

4.4.4 Output Load Detection

The CS42L42 can distinguish between the following output loads:

- R_L = 15, 30, or 3 k Ω
- C_1 < ~2 nF (low capacitance); C_L > ~2 nF (high capacitance)

Note: Channels A and B must have matching loads, although load detection is performed using Channel A.

Before output load detection is initiated, the following steps must be performed:

- 1. HS-type information must be determined to run a headset load-detection sequence, as described in [Section 4.13.](#page-78-0)
- 2. Power down the ADC and HP blocks: [ADC_PDN](#page-132-0) = 1, [HP_PDN](#page-131-0) = 1 (see [p. 132](#page-131-0)).
- 3. Mute the analog outputs: [ANA_MUTE_B](#page-156-1) = [ANA_MUTE_A](#page-156-2) = 1 (see [p. 157\)](#page-156-0).
- 4. Disable the DAC high-pass filter: DAC HPF $EN = 0$ (see [p. 156\)](#page-155-0). **Note:** Restore the previous setup after detection completes.

- 5. Set [LATCH_TO_VP](#page-151-0) (see [p. 152](#page-151-0)).
- 6. Set HSBIAS CTRL to 00 (Hi-Z Mode; see [p. 152\)](#page-151-1).
- 7. Set [ADPTPWR](#page-156-3) = 100 (see [p. 157](#page-156-3)).
- 8. Set the analog soft-ramp rate [\(ASR_RATE](#page-130-0) = 0111; see [p. 131](#page-130-0)).
- 9. Set the digital soft-ramp rate [\(DSR_RATE](#page-130-1) = 0001; see [p. 131](#page-130-1)).
- 10.After load detection completes, ASR_RATE, DSR_RATE, ADPTPWR, and DAC_HPF_EN must be restored to their previous values. See [Section 4.6](#page-41-0) for details.

See the detailed detection instruction sequence in [Ex. 5-5](#page-98-0) for details.

After an HP-detect event, if [HP_LD_EN](#page-149-0) is set (see [p. 150](#page-149-0)), the CS42L42 proceeds to detect the resistance and capacitance of the output load. A 24-kHz tone is output on HPOUTA, and HS3 or HS4 (depending on China headset detect results) is measured using an internal resistor bank as a reference.

RLA STAT (see [p. 150](#page-149-1)) reports resistance-detection results for Channel A as follows:

- \cdot 00: 15 Ω
- \cdot 01:30 Ω
- 10: $3 k\Omega$
- 11: Reserved

If the typical output resistance of less than $\sim 300 \Omega$ is indicated, a low-capacitance load is assumed. If the resistance is greater than 300 Ω , capacitance detection proceeds. After the detection sequence completes, [HPLOAD_DET_DONE](#page-149-2) (see [p. 150\)](#page-149-2) is set. The results of capacitor detection is reported in [CLA_STAT](#page-149-3) (see [p. 150\)](#page-149-3). This result can be used to program the value in [HPOUT_LOAD](#page-155-1)(see [p. 156](#page-155-1)), which determines the compensation of the headphone amplifier.

Notes:

- The HP path must be powered down before updating the HPOUT LOAD setting and repowered afterwards.
- Low capacitance results were determined with $C_1 = 1$ nF; high capacitance results were determined with $C_1 = 10$ nF.

4.4.5 Slow Start Control

Mixer, DAC, and HP soft ramping is enabled through [SLOW_START_EN](#page-130-2) [\(p. 131](#page-130-2)). If SLOW_START_EN = 111, changes to DAC/HP volumes are applied slowly by stepping through each volume-control setting with a delay between steps equal to an integer number of Fs periods. The delay between steps, which can vary from 1/Fs to 72/Fs periods, is set via DSR [RATE](#page-130-1) and [ASR_RATE](#page-130-0) (see [p. 131](#page-130-0)).

If ramping is disabled, changes occur immediately with the clock edge.

4.5 System Headphone Parasitic Resistances

Parasitic resistances limit the measurements on several specs, including the following:

- Headphone-to-analog input isolation
- Headphone interchannel isolation
- Headphone mute attenuation
- Headphone DC offset

[Fig. 4-12](#page-40-0) shows the headphone-to-analog input electrical path.

Figure 4-12. Headphone-to-ADC Electrical Path

Based on [Fig. 4-12](#page-40-0), the formula in [Eq. 4-2](#page-40-1) measures headphone-to-analog isolation.

$$
\text{Isolation} = 20 \cdot \text{log} \Big(\frac{2}{R_L} \cdot R_{T2} \Big)
$$

Equation 4-2. Headphone-to-Analog Isolation Equation

[Eq. 4-2](#page-40-1) gives an isolation of +69.03 dB, given the following:

- $R_L = 30 \Omega$
- R_{T2} = 0.0053 Ω
- R_{COM2} = 0.1 Ω
- R_{BIAS} = 2.21 k Ω
- R_{MIC} = 2.21 k Ω

[Fig. 4-13](#page-40-2) shows the headphone electrical path.

Figure 4-13. Headphone Electrical Path

Based on [Fig. 4-13](#page-40-2), the formula [Eq. 4-3](#page-41-2) can be used to measure the headphone interchannel isolation, and formula [Eq. 4-4](#page-41-3) can be used to measure the actual mute attenuation based on a measured mute attenuation.

$$
Interchannel Isolation = -20 \cdot log \left| \frac{R_{COM1} + R_{T1}}{2 \cdot (R_1 + R_2)} - \frac{R_{COM2}}{R_L} \right|
$$

Equation 4-3. Headphone Interchannel Isolation (ICI) Equation

[Eq. 4-3](#page-41-2) yields a headphone interchannel isolation of +83.5 dB when the following assumptions are made:

- R_L = 30 Ω
- $R_1 = R2 = 12 k\Omega$
- $R_{T1} = 0.002 \Omega$
- R_{COM1} = 0.001 Ω
- R_{COM2} = 0.002 Ω'

[Eq. 4-4](#page-41-3) can be used to measure the mute attenuation:

$$
\text{Mute Attenuation} = 20 \cdot \log \left(10 \frac{\left(\frac{\text{(MA}_{\text{M}} + 6)}{20} \right)}{20} - \frac{R_{\text{T1}}}{12000} \right) - 6
$$

Equation 4-4. Headphone Mute Attenuation Equation

[Eq. 4-4](#page-41-3) yields an actual mute attenuation of –87.77 dB assuming the following:

- R_{T1} = 0.4 Ω
- MA_M (Mute attenuation measured) = -84.8 dB

Because large values of R_{T1} cause increased DC offset (see [Fig. 4-13](#page-40-2)), it is recommended to keep RT1 less than 1 Ω .

4.6 Class H Amplifier

[Fig. 4-14](#page-41-1) shows the Class H operation.

Figure 4-14. Class H Operation

The CS42L42 HP output amplifiers use a Cirrus Logic four-mode Class H technology, which maximizes operating efficiency of the typical Class AB amplifier while maintaining high performance. In a Class H amplifier design, the rail voltages supplied to the amplifier vary with the needs of the music passage being amplified. This conserves energy during low-power passages and when the program material is played back at low volume.

The internal charge pump, which creates the rail voltages for the HP amplifiers, is the central component of the four-mode Class H technology. The charge pump receives its input voltage from the voltage present on either the VCP or VP pin. From this voltage, the charge pump generates the differential rail voltages supplied to the amplifier output stages. The charge pump can supply four sets of differential rail voltages: ±2.5, ±VCP, ±VCP/2, and ±VCP/3.

[Table 4-3](#page-42-0) shows the nominal signal- and volume-level ranges if the amplifier is set to the adapt-to-signal mode explained in [Section 4.6.1.](#page-42-1) In addition to adapting to the input signal, the Class H control is capable of monitoring the internal headphone amplifier supply to allow more efficient, load-dependent, automatic Smart Class H Mode selection. In fixed modes, if the signal level exceeds the maximum value of the indicated range, clipping can occur.

Table 4-3. Class H Supply Modes

1.In Adapt-to-Signal Mode, volume level ranges are approximations but are within –0.5 dB from the values shown.

2.Relative to digital full scale with FULL_SCALE_VOL set to 0 dB.

3.In fixed modes, clipping occurs if the signal level exceeds the maximum of this range due to setting the amplifier's supply too low.

4.To optimize efficiency, smart Class H thresholds automatically vary based on load conditions.

4.6.1 Power Control Options

This section describes the supported types of operation: standard Class AB and adapt to signal. The set of rail voltages supplied to the amplifier output stages depends on the ADPTPWR setting, as described in [Section 7.14.1](#page-156-4).

4.6.1.1 Standard Class AB Operation (ADPTPWR = 001, 010, 011, or 100)

If ADPTPWR is set to 001, 010, 011, or 100, the rail voltages supplied to the amplifiers are held to ±2.5, ±VCP, ±VCP/2, or ±VCP/3, respectively. For these settings, the rail voltages supplied to the output stages are held constant, regardless of the signal level. In these settings, the CS42L42 amplifiers operate in a traditional Class AB configuration.

4.6.1.2 Adapt-to-Output Signal (ADPTPWR = 111)

If ADPTPWR = 111, the rail voltage sent to the amplifiers is based only on whether the signal sent to the amplifiers would cause the amplifiers to clip when operating on the lower set of rail voltages at certain threshold values.

- If clipping can occur, the control logic instructs the charge pump to provide the next higher set of rail voltages.
- If clipping could not occur, the control logic instructs the charge pump to provide the lower set of rail voltages, eliminating the need to advise the CS42L42 of volume settings external to the device.

4.6.2 Power-Supply Transitions

Charge-pump transitions from the lower to the higher set of rail voltages occur on the next FLYN/FLYP clock cycle. Despite the system's fast response time, the VCP_FILT pin's capacitive elements prevent rail voltages from changing instantly. Instead, the rail voltages ramp from the lower to the higher supply, based on the time constant created by the output impedance of the charge pump and the capacitor on the VCP_FILT pin (the transition time is approximately 20 µs).

[Fig. 4-15](#page-43-0) shows Class H supply switching. During this transition, a high dV/dt transient on the inputs may briefly clip the outputs before the rail voltages charge to the full higher supply level. This transitory clipping has been found to be inaudible in listening tests.

Figure 4-15. VCP_FILT Transitions—Headphone Output

When the charge pump transitions from the higher to the lower set of rail voltages, there is a 5.5-s delay before the charge pump supplies the lower rail voltages to the amplifiers. This hysteresis ensures that the charge pump does not toggle between the two rail voltages as signals approach the clip threshold. It also prevents clipping in the instance of repetitive high-level transients in the input signal. [Fig. 4-16](#page-44-0) shows this transitional behavior.

Figure 4-16. VCP_FILT Hysteresis—Headphone Output

4.6.3 Efficiency

As discussed in previous sections, amplifiers internal to the CS42L42 operate from one of four sets of rail voltages, based on the needs of the signal being amplified. [Fig. 4-17](#page-45-0) and [Fig. 4-18](#page-45-1) show power curves for all modes of operation and provides details regarding the power supplied to 15- and 30- Ω stereo loads versus the power drawn from the supply for each Class H mode.

If rail voltages are set to ±2.5 V, the amplifiers operate in their least efficient mode for low-level signals. If they are held at ±VCP, ±VCP/2, or ±VCP/3, amplifiers operate more efficiently, but are clipped if required to amplify a full-scale signal.

The adapt-to-signal trace shows the benefit of four-mode Class H operation. At lower output levels, amplifier output is represented by the ±VCP/3 or ±VCP/2 curve, depending on the signal level. At higher output levels, amplifier output is represented by the ±VCP or ±2.5-V curve. The duration for which the amplifiers operate within any of the four curves (±VCP/3, ±VCP/2, ±VCP, or ±2.5 V) depends on both the content and the output level of the material being amplified. The highest efficiency operation results from maintaining an output level that is close to, without exceeding, the clip threshold of the particular supply curve.

Note that the Adapt-to-Signal Mode trace in [Fig. 4-17](#page-45-0) shows that it never transitions to Mode 0, because FULL_SCALE VOL = 1 (-6 dB) due to a 15- Ω stereo load.

DS1083F5 46

4.6.4 HP Current Limiter

The CS42L42 features built-in current-limit protection for the HP output. [Table 3-16](#page-21-0) lists the current limit threshold during the short-circuit conditions shown in [Fig. 4-19](#page-46-0). For HP amplifiers, current is from the internal charge-pump output, and, as such, applies the current from VCP or VP, depending on the mode.

Figure 4-19. HP Short-Circuit Setup

4.7 Clocking Architecture

The CS42L42 offers several ways to support control, ASP operation, data conversion, and signal processing. Internal clocks are generated either from SCLK (ASP_SCLK/SWIRE_CLK) or from the integrated fractional-N PLL; see [Fig. 4-20.](#page-46-1) Depending on the MCLK_SRC_SEL setting (see [Fig. 4-21](#page-48-0)), MCLK_{INT} is provided by one of the following methods:

- Externally sourced directly from the ASP_SCLK/SWIRE_CLK input pin
- Internally generated from an integrated fractional-N PLL with ASP SCLK/SWIRE CLK as a reference clock

4.7.1 Start-Up Clocking Using the RC Oscillator (RCO)

At power on, an integrated low-power RCO, shown in [Fig. 4-20,](#page-46-1) functions as the default clock for the digital core of the CS42L42, during which time SCLK is unavailable. A reset event always returns it to running off of the RCO. If SCLK is unavailable, RCO clocking must be used only for I2C functionality.

RCO is multiplexed with MCLK_{INT} and fed to the I²C slave control port. The SCLK must become active and the RCO must be disabled before data conversion.

Note the following:

- [OSC_SW_SEL_STAT](#page-134-0) (see [p. 135](#page-134-0)) indicates the status of the clock switching (in transition, RCO, or SCLK/PLL). With the existing encoding, only one bit can physically change at a time, and the bit changing is always synchronous to the clock that is currently selected.
- [OSC_PDNB_STAT](#page-134-1) (see [p. 135\)](#page-134-1) indicates the RCO power-down status.
- [SCLK_PRESENT](#page-134-2) is used to determine the internal MCLK source. See [Section 7.4.6](#page-134-3) for details.

The clock-switch state machine uses the transition of SCLK_PRESENT to both initiate switches between the selected internal MCLK between the SCLK pin (SCLK_PRESENT = 1) or the internal RCO (SCLK_PRESENT = 0) and to send the I²C stop condition that each switching event requires. During switching, a delay of at least 150 μ S is needed before additional successful I2C communication can begin to use the new clocking source.

Notes:

- Muting the system is recommended when a new clock source is chosen.
- For normal operation, SCLK—not RCO—must be used (SCLK_PRESENT = 1) for running the ASP data path.

4.7.1.1 Switching from RCO

With SCLK running, an SCLK PRESENT 0-to-1 transition starts a switch from the RCO to the selected SCLK or PLL. This switch is superseded by any outstanding I²C transactions. After the I²C stop condition is sent, the transition begins, taking 150 us to complete, during which time the system requires that no new I²C transactions be initiated. The next I²C transaction can begin after this $150 - \mu s$ delay.

4.7.1.2 Switching to RCO

To stop SCLK, the system must revert to RCO clocking to ensure that I2C communications function properly. To power the RCO back up, SCLK_PRESENT must be cleared before stopping SCLK. A 1-to-0 SCLK_PRESENT transition generates a glitch-free mux switch timing from SCLK to RCO. SCLK must remain running during the transition and new I²C transactions must not be initiated for at least 150 μ s after an I²C stop is received. The next I²C transaction cannot begin until after this 150 µs delay.

Failure to account for this 150 μ s delay could cause I²C communications to fail.

4.7.2 MCLKINT Sources

The MCLK_{INT} source is supplied directly from ASP_SCLK/SWIRE_CLK input pin or from the fractional-N PLL. MCLKDIV must be set according to the MCLK_{INT} frequency, which must be set to either the 12-MHz region (11.2896–12.288 MHz) or the 24-MHz region (22.5792–24.576 MHz). [Table 4-6](#page-48-1) shows several examples. [Table 4-4](#page-47-0) lists further restrictions.

MCLK_{INT} is switched through internal glitchless clock muxing. Doing so during operation may cause audible artifacts, but does not put the device into an unrecoverable state. Therefore, it is recommended to mute the system for at least 150 μ s.

If MCL K_{INT} is sourced from the PLL, on-the-fly frequency changes to the source may cause the PLL to go out of phase lock with the clock source. To reduce the risk of audible artifacts, it is recommended to mute the system first. Any necessary configuration changes based on the new clock source frequency must occur before unmuting the system.

Figure 4-21. MCLK INT Source Switching

For proper internal Fs clocking, the INTERNAL_FS and MCLKDIV bits must be configured, as shown in [Table 4-4.](#page-47-0)

Table 4-5. Determining Fs_{INT}

Note: The control-port/advanced peripheral bus (APB) frequency is equal to the MCLK_{INT} frequency.

4.7.3 Fractional-N PLL

The CS42L42 has an integrated fractional-N PLL to support the clocking requirements of the internal analog circuits and converters. This PLL can be enabled or bypassed to suit system-clocking needs. The input reference clock for the PLL is the ASP_SCLK/SWIRE_CLK input pin. The reference clock frequency must be between 2.8224 and 25 MHz.

The PLL can be configured for a wide range of combinations of SCLK and MCLK_{INT}. [PLL_REF_INV](#page-140-1) (see [p. 141](#page-140-1)) can be used to invert the PLL reference clock. [Table 4-6](#page-48-1) lists common settings.

Table 4-6. Common PLL Setting Examples

Table 4-6. Common PLL Setting Examples *(Cont.)*

Table 4-6. Common PLL Setting Examples *(Cont.)*

1. If MCLK_SRC_SEL = 0, the PLL is bypassed and can be powered down by clearing [PLL_START](#page-147-0) (see [p. 148](#page-147-0)).

2. Refer to the register description for the decode.

3. The text following this table explains the use of PLL_DIVOUT, shown by the example configurations in [Section 4.7.3.1](#page-50-4) and [Section 4.7.3.2](#page-51-0).

4. The variable *n* represents the divide ratio. See [Eq. 4-6](#page-50-5).

Powering up the PLL can be accomplished in several configurations. [Table 4-6](#page-48-1) shows example configurations; the sequences in [Section 4.7.3.1](#page-50-4) and [Section 4.7.3.2](#page-51-0) can be used as models.

MCL K_{INT} combinations not shown in [Table 4-6](#page-48-1) can be determined by [Eq. 4-5](#page-50-6):

Equation 4-5. Configuring SCLK, MCLKINT Configurations

 $MCLK_{INT} = \frac{SCLK}{SCLK} = \frac{N(2.000)(512 \text{ N}) + PLL}{(500/512 \text{ N})} \times \frac{1}{N(1.000)(512 \text{ N})}$ SCLK_PREDIV ^ (500/512 or 1029/1024 or 1) ^ PLL_DIVOUT

The internal PLL output must be between ~150 and ~300 MHz. The PLL_DIVOUT value must be an even integer. To maximize flexibility in sample-rate choice, $MCLK_{INT}$ must be nominally 12 or 24 MHz.

PLL_CAL_RATIO determines the operating point for the internal VCO. For most configurations, the default value gives proper performance. However, to keep the VCO within range, some scenarios require PLL_CAL_RATIO to be set during the PLL power-up sequence (see [Section 4.7.3](#page-48-2)). Use [Eq. 4-6](#page-50-5) to calculate the proper VCO setting at PLL start-up:

Equation 4-6. Calculating the PLL_CAL_RATIO

PLL_CAL_RATIO = MCLKINT x 32 x SCLK_PREDIV *n* x SCLK

[The valu](#page-46-2)e of *n* in [Eq. 4-6](#page-50-5) is determined by the following:

- If the result is less than or equal to 151, by default, *n* equals 1.
- If the result is less than 151, use the result to determin[e the PLL_CAL_R](#page-32-0)ATIO setting.
- If the result is greater than 151, select another divide factor of *n* configurations for SCLK (where *n* = 2,3, …). The result must be between 50 and 151 (see the power-up sequence in [Section 4.7.3.2\)](#page-51-0). Use the same *n* value to multiply PLL_ DIVOUT during the power-up sequence; see Step [2](#page-50-7) in [Section 4.7.3.1.](#page-50-4) The functional value must be restored (Step [8\)](#page-50-8). The same is shown in both standard examples.

4.7.3.1 PLL Power-Up Sequence [\(Example: S](#page-75-0)CLK = 4.096 MHz and MCLKINT = 12.288 MHz)

[In this e](#page-76-0)xample, SCLK = 4.096 MHz an[d MCLKINT =](#page-75-0) 12.288 MHz.

- 1. Set SCLK_PREDIV to Divide-by-1 Mode (0x00).
- 2. Set PLL_DIVOUT to Divide-by-16 Mode (0x10). This reflec[ts a value](#page-84-0) of *n* [= 1, because](#page-84-0) the PLL_CAL_RATIO generated by [Eq. 4-6](#page-50-5) equals 96. See that the PLL DIVOUT entry for this configuration in [Table 4-6](#page-48-1) used a Divide-by-16 Mode (0x10).
- 3. Clear the three fractional factor registers, PLL_DIV_FRAC (see [Section 7.7.2\)](#page-148-5).
- 4. Set the integer factor, PLL_DIV_INT to 48 (0x30).
- 5. Set the PLL Mode multipliers, PLL_MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL CAL RATIO to 96 (0x60, see [Section 7.7.5\)](#page-148-6).
- 7. Turn on the PLL by setting [PLL_START](#page-147-0) (see [p. 148](#page-147-0)).
- 8. As part of a standard sequence, after at least 800 μ s, the PLL_DIVOUT value would need to restored to 16 (0x10), which is unnecessary here because that value did not change.

4.7.3.2 PLL Power-Up Sequence (Example: SCLK = 12 MHz and MCLKINT = 24 MHz)

In this example, SCLK = 12 MHz and MCL K_{INT} = 24 MHz.

- 1. Set SCLK_PREDIV to Divide-by-4 Mode (0x02).
- 2. Set PLL_DIVOUT to Divide-by-16 Mode (0x10). This reflects a value of *n* = 2, because the PLL_CAL_RATIO generated by [Eq. 4-6](#page-50-5) was greater than 151. See that the PLL_DIVOUT entry for this configuration in [Table 4-6](#page-48-1) used a Divide-by-8 Mode (0x08).
- 3. Clear the three fractional factor registers, PLL_DIV_FRAC.
- 4. Set the integer factor, PLL_DIV_INT to 64 (0x40).
- 5. Set the PLL mode multipliers, PLL_MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL_CAL_RATIO to 128 (0x80).
- 7. Turn on the PLL by setting PLL_START.
- 8. After at least 800 μ s, the PLL_DIVOUT value must be restored from 16 to 8 (0x08).

4.7.3.3 Nonstandard PLL Setting (Example: SCLK = 19.2 MHz and MCLKINT = 12 MHz)

In this example, SCLK = 19.2 MHz and MCLK $_{\text{INT}}$ = 12 MHz. (Note that a power-up sequence similar to [Section 4.7.3.2](#page-51-0) is required for this configuration due to *n* = 1.)

- SCLK = 19.2 MHz = available reference clock.
- $MCLK_{INT}$ = 12 MHz = desired internal MCLK.
- SCLK PREDIV = 11 = divide SCLK by 8 as reference to PLL.
- PLL DIV INT = $0x50$ = multiply reference clock by 80, yielding PLL out = 192 MHz.
- PLL DIV FRAC = 0x00 0000 = fractional portion equal to zero.
- PLL MODE = $11 = 500/512$ and 1029/1024 multipliers are bypassed.
- PLL_DIVOUT = $0x10$ = divide PLL out by 16 to achieve MCLK_{INT} of 12 MHz.

[Table 4-7](#page-51-2) shows nonstandard PLL configurations.

Table 4-7. Nonstandard PLL Settings

1. The variable *n* represents the divide ratio. See [Eq. 4-6.](#page-50-5)

As shown in [Fig. 4-22,](#page-51-3) the input to the PLL is the ASP_SCLK/SWIRE_CLK input pin.

4.7.3.4 Powering Down the PLL

To power down the PLL, clear PLL_START.

4.8 SoundWire Interface

The MIPI-compliant SoundWire slave interface transports control and audio data. The external SoundWire master interface communicates with the CS42L42 SoundWire slave using SWIRE_SD and SWIRE_CLK (described in [Table 1-1\)](#page-5-0), which are shared with all devices on the SoundWire bus. The interface is an alternative to the ASP and I2C interfaces for audio and control-data transfer. SoundWire allows connection of all compatible audio sources and audio sinks over a single two-wire connection. The system includes the following features:

- Transporting payload, control, and setup data on a single two-wire interface
- Double data rate (DDR) transmission
- Direct slave-to-slave data transport
- Isochronous and asynchronous audio streams
- Asynchronous wake events can be generated as part of Clock Stop Mode

See the *MIPI SoundWire Specification* for details regarding features such as framing and synchronization.

4.8.1 Physical Interface and Data Encoding

The SoundWire interface has two logical signals:

- SWIRE CLK—A system clock signal that is distributed from the master.
- SWIRE SD—Data signal that can be driven by master or slave.

The interface uses conventional single-ended voltage-level signaling. The data encoding is modified NRZI, where an unchanging physical value (i.e., an encoded logic zero) is not actively driven, but is maintained by a bus keeper within the master. The bus keeper facilitates detection of undriven bit-symbol periods to identify errors and to handle systems that are not fully populated.

DDR signaling halves the required frequency of the clock signal, which reduces overall system power consumption.

4.8.2 Frame Structure

A SoundWire bit stream is a continuous stream of bits encoded using the modified-NRZI scheme. The bit stream is divided into a repetitive sequence of blocks of bits (i.e., *frames*). A frame consists of bit-symbol periods (i.e., *bit slots*) that correspond to one-half cycle of the clock signal. Each frame is constructed as a two-dimensional array of these bit slots made from 48 to 256 rows with 2 to 16 columns. The number of rows and columns is programmable. This provides a simple way to identify periodic positions within the bit stream to multiplex data from multiple sources.

[Fig. 4-23](#page-53-0) shows examples of frame organization.

12 MHz, 10 columns, 50 rows, 48 kHz framerate 12.288 MHz, 8 columns, 64 rows, 48 kHz framerate

Figure 4-23. Examples of SoundWire Frame Payload Organization

Rows and columns are numbered from zero upwards. The transmission sequence of bit slots is done by an increasing order of rows, and, within each row, an increasing order of columns. The bit slots can be identified with a notation of [<Row>,<Column>]. Thus the first bit of a frame is [0,0], followed by [0,1], [0,2], up to [MaxRow,MaxCol].

The values on successive bit slots form a bit stream that interleaves all of the following:

- Control bits from the master
- Command bits from the master or monitor, and corresponding response bits from slaves or master
- Status bits from the slaves
- Payload data that can be transferred master to slave, slave to master, or slave to slave.

4.8.3 Control Word

A control word occupies the first 48 bits of Column 0 in any frame. Remaining bits of the frame not occupied by the control word are available for payload data. There are many options for organizing the payload data amongst the various channels and devices in the system. The control word is a 48-bit field in every SoundWire frame used by the master to read or write registers, control operations, and query slave status. It also provides frame synchronization information used by the slaves to keep in sync with the SoundWire Bus. The control word is split into multiple fields.

There are three types of commands:

- Ping—Every slave attached to the bus returns its status. The master sends a ping in any frame that is not performing a read or write command.
- Write—Writes an 8-bit value from the command owner to one or more registers in one or more devices.
- Read—Reads an 8-bit value from a register in one or more devices.

Each control word field has an owner, defining which device can drive the bus during that bit slot. Some slots have multiple owners. This multiple ownership uses the modified NRZI scheme to avoid bus contention. For example, if multiple slaves assert PREQ (ping request, see [Table 4-6](#page-48-1)) to pass a Logic 1 symbol by toggling the data pin in the same bit slot, all drivers on the bus are driving the data to the same value, so there is no contention. Attached slaves not asserting PREQ pass a Logic 0 symbol by not driving the bus, so there is no contention if other slaves assert PREQ at the same time.

[Fig. 4-24](#page-54-0) shows field assignments for each command. [Table 4-8](#page-54-1) lists similar information, with explanations for each field.

Figure 4-24. Control Word Bit Assignments

Bit 0 is the first bit transferred in the bit stream. If a field spans multiple bit slots, the most significant bit is sent first. For example, in [Fig. 4-24,](#page-54-0) OPCODE[2] corresponds to Bit 1 (bit slot[1,0]), OPCODE[1] corresponds to Bit 2 (bit slot[2,0]), and so on.

The monitor arbitrates for control of some fields of the command using the BREQ bit slot, which allows it to become the current command owner. The master acknowledges that it is giving up the bus through the BREL bit slot. The modified NRZI scheme ensures that, if neither the master nor monitor drive the command, the data pin is unchanged, causing OPCODE to be read as 000 (the Ping command). If the monitor drops off or releases the bus, it results in a frame with a Ping command but no BREQ; the master should react by regaining control on the next frame. The slave is not involved with, and is unaffected by, the identity of the command owner.

[Table 4-8](#page-54-1) describes control-word bit slot fields.

Table 4-8. Control Word Bit Slot Fields *(Cont.)*

4.8.4 Register Access Response

The SoundWire slave provides a response to each command in the Control Word NAK and ACK fields. A component of the response is derived from the result of the register access command, as listed in [Table 4-9](#page-55-0).

Table 4-9. Command Response

A command response to register access restrictions does not depend on the data value being written, but is governed by whether the read or write access is allowed to that address. Writing an unsupported value to a register address does not cause the write command to be rejected. If multiple entries of [Table 4-9](#page-55-0) apply to the same SoundWire frame, any condition that triggers a COMMAND_FAIL overrides a COMMAND_IGNORED or COMMAND_OK. Conditions that trigger a COMMAND_IGNORED override conditions that trigger COMMAND_OK.

4.8.5 Frame Synchronization

On initialization, the CS42L42 is unattached, makes no assumptions about frame size, does not react to control words, and does not drive values on the data pin. Instead, it performs a search for the static and dynamic sync words within the control word to determine the size of the frame and identify the frame boundaries before attaching to the SoundWire bus.

When synchronization is confirmed, the CS42L42 attaches to the SoundWire bus with device number = 0 and waits for the master to perform the slave enumeration sequence to assign a unique nonzero device number.

If attached to the SoundWire Bus, the CS42L42 constantly monitors the static and dynamic synchronization words of each frame to verify it is still in sync with the bus. If the CS42L42 detects two bit errors in the synchronization words within two SoundWire frames, it drops off the SoundWire bus and becomes unattached. The device then restarts its frame synchronization search to resynchronize to the SoundWire bus.

4.8.6 Slave Enumeration

The CS42L42 initially attaches to the bus with a device number of zero (Slave0). Because multiple slaves can do so simultaneously, the master must perform an enumeration process to assign each a unique nonzero device number before the slave can be used.

The master determines that a slave has attached as Slave0 through the SlvStat 0 control word status bits. The master then begins reading the six slave control port (SCP) device ID registers in sequence (0x0050–0x0055). To account for possible multiple CS42L42 devices on the same bus, the AD0 and AD1 pins respectively determine the Instance ID bits [1:0] for each device. Note that AD0/AD1 pin values are latched on reset. Enumeration relies on the modified-NRZI bus property that one slave's Logic 1 overrides another slave's Logic 0 on the data bus. If a Slave0 detects a bus clash where its read data value of Logic 0 was overridden by another slave's Logic 1, it drops out of this enumeration sequence. At the end of the sequence, only one slave remains, to which the master assigns a unique, nonzero device number.

Slave0 devices that fell out of the enumeration sequence do not respond to the attempt to set a device number until after a new sequence begins, starting with a read of the SCP device ID 0 register. Slaves out of enumeration also do not respond to reads of the device ID registers.

After a slave is enumerated, and if SlvStat 0 indicates remaining attached slaves, the master should repeat the sequence to enumerate remaining slaves.

4.8.7 Payload Transport

This section describes how payload data is organized within a SoundWire frame and the control registers that define where each port's payload data is located in the frame. [Fig. 4-25](#page-57-0) shows examples of how the data is positioned.

Figure 4-25. Examples of Register Settings Defining a Port's Payload Data Location

Basic parameters in [Fig. 4-25](#page-57-0) include the following:

- SINTERVAL—Defines the sample interval in units of bit slots.
- HSTART and HSTOP—Define the column boundaries of the transport window.
- OFFSET—Defines the offset in units of bit slots from the start of the transport window where the data is located.
- WORD_LENGTH—Number of bits in each channel minus 1.

Additional parameters are described in the SoundWire register descriptions in [Section 7.1](#page-118-0) and [Section 7.2.](#page-124-0)

- Payload channel sample—Refers to one sample per channel per sample interval.
- Payload data block refers to blocks of data within a frame, as controlled by [BLOCK_PACKING_MODE](#page-128-0) (see [p. 129\)](#page-128-0) and shown in [Fig. 4-26:](#page-58-0)
	- Blocks-per-Channel Mode—Each payload data block contains one channel sample. There may be multiple payload data blocks per frame, each containing a sample from a different channel.
	- Blocks-per-Port Mode—One block for the port in the frame contains all the port's channel samples concatenated.

Figure 4-26. Block Packing Mode

• Payload window—A contiguous set of columns in the frame, within which data is transferred for the respective port defined by the HSTART/HSTOP fields. Transport windows may overlap, with different data streams transferred in different bit slots.

The payload subwindow is the subset of a payload window where the port's data resides, as controlled by the block-spacing mode.

- There are two types of payload data:
	- Normal payload (isochronous payload streams)
	- Flow-controlled (asynchronous payload streams)—Not supported on the CS42L42.

4.8.8 Prepare/Enable Control

The programming model of the state diagram of [Fig. 4-27](#page-59-1) must be followed to enable each channel within a port. This requires the following procedure to enable the channel:

- 1. The master first prepares a channel by setting the channel's [PREPARE_CHANNELx](#page-126-0) register bit (see [p. 127\)](#page-126-0). If the channel is running and ready to transfer data on the SoundWire bus, data-path logic within the chip sets the input port [STAT_PORT_READY](#page-124-1) (see [p. 125](#page-124-1)). This value is reflected in the DPn prepare status register (see [p. 127](#page-126-1)).
- 2. The master waits until it reads the corresponding [NOT_FINISHED_CHANNELx](#page-126-2) status bit (see [p. 127](#page-126-2)) as cleared.
- 3. The master sets the CHANNEL ENx bit (see [p. 127\)](#page-126-3) of the inactive bank.
- 4. Master initiates a bank switch to enable the channel set in Step [3](#page-58-1) by writing to the inactive bank SCP frame control register.
- 5. Data transfer on the SoundWire bus begins in the next frame after the bank switch.

It would be invalid programming for the master to set CHANNEL_EN without waiting for the DPn_PREPARE_STATUS bit to indicate that the channel is ready for operation. Operation cannot be guaranteed in this case.

- "NF" is the channel's NOT_FINISHED status bit (see [Section 7.2.5](#page-126-1)).
- "P" is the channel's PREPARE CHANNELx bit (see [Section 7.2.6\)](#page-126-4).

Figure 4-27. Prepare/Enable Control

4.8.9 SoundWire Memory Map

The SoundWire protocol specification requires some device-level register address blocks for each control/data port. Each port has a reserved address window, within which some register spaces are defined by the MIPI SoundWire Specification and others are implementation specific.

[Table 4-10](#page-59-2) lists base addresses for the SoundWire control and data ports implemented on the CS42L42. [Table 6-1](#page-103-0) shows how the SoundWire register space fits into the CS42L42 register map.

The "Page" value of [Table 6-1](#page-103-0) maps to the address field (RegAddr[15:0]) of SoundWire read/write commands as follows:

• RegAddr[15] = Context switch between internal SoundWire registers and the non-SoundWire registers accessed using nonzero page values.

0 = SoundWire register access

1 = Advanced peripheral bus (APB, or "Page") register access

- RegAddr[14:8] = 7 LSB bits of the 8-bit "Page" value from [Table 6-1](#page-103-0) (Page[7:0])
- $ReqAddr[7:0] = 8-bit$ register address

For example, to access the register at page = 0x14 and address = 0x02, the SoundWire RegAddr[15:0] would be 0x9402

4.8.10 Register Banking

Some registers in the control and data ports are banked, meaning that there are two copies that can be accessed through different addresses. A bank switch to all SoundWire slaves connected to the master can be performed simultaneously using a device address = 15 group alias in the SoundWire control word.

The banking mechanism allows the SoundWire master to set up new configurations in advance in the inactive register bank and then command all the slaves to change to that configuration simultaneously. This mechanism is required to apply changes simultaneously in frame shape or payload transport configurations to all slave devices on the SoundWire bus.

Changing banked register values in the active bank for some registers can cause unpredictable behavior (e.g., changing payload location in the middle of the frame). When updating banked registers, the bank switch mechanism must be used to apply the changes on the next frame boundary.

4.8.10.1 Bank Switch

Bank switching allows the master to change which of two register banks is active. This mechanism is used to enable channels, change the SoundWire frame size, or rearrange payload data for all slaves and all ports at the same moment. If any ports have a sample interval that spans multiple SoundWire frames, to avoid audio glitches, a bank switch must be applied on a frame boundary that is also a stream-synchronization point (SSP).

The bank change is performed by writing to the SCP frame control register (see [Section 7.1.12\)](#page-121-0) in either Bank 0 or Bank 1. It can be performed to all slave devices at once using the DevAddr = 15 group alias in the control word.

The recommended procedure to perform a bank switch while the data port is enabled and streaming is as follows:

- 1. Update configuration registers in the inactive bank of all active SoundWire ports with new configuration. If a setting must remain the same, the inactive bank register must be programmed to the same value as the active bank.
- 2. In the frame preceding a normal SSP alignment, using the device address = 15 alias to all SoundWire slaves, write to the inactive bank's SCP frame control register in either Bank 0 or Bank 1. This write causes the bank change to occur on the next SoundWire frame boundary to the bank whose SCP frame control register was written.

4.8.11 SoundWire Data Port Map

Port 0 functions as SCP, which provides control for the slave. [Section 6.1](#page-104-0) lists each data port's registers, [Table 4-10](#page-59-2) lists the base addresses. [Table 4-11](#page-60-1) shows data-port mapping.

[Table 4-12](#page-60-2) describes the supported read/write characteristics for SoundWire bit fields.

Table 4-12. Register Bit Types

4.8.12 Advanced Peripheral Bus (APB) Bridge Access Procedures

Read/write commands to addresses 0x1000–0xFFFF outside the SoundWire IP pass through a translation bridge to the device's internal APB. The APB protocol and delays through the bridge do not allow the commands to complete within the SoundWire frame for all cases and require special procedures to perform read/write commands to this memory space. A consequence of the delay through the bridge is that register writes to locations outside the SoundWire IP are not aligned to a SoundWire frame boundary. Read-only status registers manage these transfers in the memory-access status and memory-read-last-address registers (see [Section 7.1.17](#page-123-0) and [Section 7.1.20](#page-124-2)).

If an access is attempted through the bridge before the previous transfer completes (indicated by [CMD_IN_PROGRESS](#page-123-1) = 1, see [p. 124](#page-123-1)), a COMMAND FAIL response is returned on the SoundWire bus. Otherwise, a COMMAND OK response is returned to acknowledge any other access through the bridge, regardless of whether the registers exist outside the SoundWire IP.

By default, a timeout occurs after 8 bus cycles. [TIMEOUT_CTRL](#page-124-3) (see [p. 125\)](#page-124-3) can be used to extend this period. The period is 0 bus cycles if [TIMEOUT_DISABLE](#page-124-4) (see [p. 125](#page-124-4)) is set. If issues arise in transferring information, unmasking M [LATE_RESP](#page-122-0) and [M_TIMEOUT_ERR](#page-122-1) (see [p. 123](#page-122-0)) allows timeout conditions to generate the corresponding interrupts.

[Section 4.8.12.2](#page-62-0) and [Section 4.8.12.3](#page-62-1) describe procedures for accessing registers outside the SoundWire IP. These apply only to access to registers above address 0x1000. SoundWire registers within the address range 0x0000–0x0FFF can be accessed directly without special procedures.

4.8.12.1 Indirect versus Direct Access Procedures

Depending on system configuration, there are two ways of access through the APB master. Both add access latency:

- Indirect access: APB read data cannot be returned in time to be part of the control word RegData response field. Read data must be read from [MEM_READ_DATA](#page-124-5) (see [p. 125](#page-124-5)) later, as described in subsequent sections.
- Direct access: APB read data can be returned in time to be included in the RegData response field of the control word. For direct access, no special procedures are required.

Whether an access must use the indirect or direct procedure depends on operating parameters, such as the following:

- The ratio of clock frequencies between the SoundWire and APB clocks. The control port/APB frequency is equal to the MCL K_{INT} frequency.
- Whether any APB slaves add wait cycles to the APB access.
- The number of columns in the SoundWire frame. More columns in the frame allow more time for the APB access to complete in time to return data within a single SoundWire read command.

Indirect access procedures are avoided if the access can be guaranteed to work with direct access. This is possible when the following relation evaluates as TRUE:

Time in SoundWire command between the solinternal time required to process the APB read command (including last Address bit and first RegData bit (10 rows) $\bm >$ synchronization delay) synchronization delay)

The elements of this relation are calculated as follows:

- SoundWire clock period > 4.75 SoundWire Clock Periods
- * 10 Rows

+ 4.25 APB clock periods

* (Number of columns)/2

+ APB clock periods clock periods for wait cycles added by APB slave (if needed)

To avoid issues occurring on the edge of the maximum delay, the 0.25 * clock period provides margin.

The number of APB cycles added due to wait states depends on the access desired. The only access requiring extra wait states is the reading and writing of EQ coefficients. For this function, indirect access must be used. However, for all other access functions, no extra APB wait states are required and direct access is allowed. The examples in [Table 4-13](#page-61-0) show how to use the calculation to determine whether direct access is allowed.

Table 4-13. Direct- and Indirect-Access Comparison

1.The control port/APB frequency is equal to the MCLKINT frequency.

4.8.12.2 Control-Word Write through the APB Bridge

The following procedure for writing data through the APB bridge is required only if indirect access procedures are used. This is not needed if direct access is available.

- 1. Verify that a prior command is not still active on the bridge by polling the memory access status register ([Section 7.1.17\)](#page-123-0) until CMD_IN_PROGRESS = 0.
- 2. Perform a SoundWire write command via control word to the desired address. The responses are as follows:
	- COMMAND_OK: Acknowledges that the APB transaction was initiated.
	- $-$ COMMAND FAIL: If CMD IN PROGRESS = 1, a new write could not be accepted due to a previous command still in progress and a SoundWire command response of COMMAND_FAIL is returned.
- 3. (Optional) Confirm transaction completion by reading [CMD_DONE](#page-123-2) = 1 (see [p. 124](#page-123-2)).

4.8.12.3 Control-Word Read through the APB Bridge (Indirect Access Only)

This section describes how to read control words if indirect access is used.

A register read requires two read commands because read data cannot be fetched in time for the SoundWire response in the same command. The attempt to read from memory (address above 0x1000) triggers the access to begin across the bridge, while returning an initial response to the SoundWire COMMAND OK command and a data value of zero.

When the read operation completes, the [RDATA_RDY](#page-123-3) status flag is set (see [p. 124](#page-123-3)), the read data is stored in the memory read data register, and the address from where the data was read is stored in [MEM_READ_LAST_ADDR](#page-124-6) (see [p. 125](#page-124-2)).

Note: This procedure must be an atomic operation; that is, system software must ensure that no other process interrupts. A read or write access to other addresses through the APB bridge during this procedure risks overwriting the read data captured in [MEM_READ_DATA](#page-124-5) (see [p. 125\)](#page-124-5).

The following procedure is for reading from a register through the APB bridge:

- 1. Verify that the bridge is not still active with a previous command by polling the memory access status register until CMD IN PROGRESS = 0 .
- 2. Perform the SoundWire read command via control word to the desired address, as normal.
	- The SoundWire command returns response COMMAND_OK to acknowledge the APB transaction was initiated, regardless of whether the register exists.
	- If CMD IN PROGRESS = 1, a new read could not be accepted and a SoundWire command response of COMMAND_FAIL is returned.
- 3. Poll the memory access status to verify the read transaction completed. (CMD_DONE = 1 and RDATA_RDY = 1).

The address the data was read from is also stored in MEM_READ_LAST_ADDR for optional reference.

4. Read MEM_READ_DATA to return the data last read from the address stored in MEM_READ_LAST_ADDR.

4.8.13 SoundWire Clock Stop Mode and Wake-Up Event

The Clock Stop Mode provides a mechanism allowing the master to shut off the SoundWire clock. The flow to enter Clock Stop Mode is as follows:

1. The CS42L42 does not automatically change any functional states when going through the clock-stop process. As a result, if any function needs to be shut down or reconfigured, the master must first send the appropriate commands to configure the device.

Clear SCLK_PRESENT. When SCLK_PRESENT transitions from 1 to 0, the RCO becomes the system's MCLK. In addition to the plug insertion/removal and S0 button press events,

Note the following behavior under this condition:

- To meet the RCO power-up latency requirement, SWIRE SCLK must remain present for at least 150 us before entering Clock Stop Mode.
- 2. The SoundWire master writes to [CLOCK_STOP_PREPARE](#page-119-0) (see [p. 120\)](#page-119-0) to begin the shutdown.

CIRRUS LOGIC[®]

- 3. The [SW_CLK_STP_STAT_SEL](#page-133-0) setting (see [p. 134\)](#page-133-0) determines which functional blocks report as powered down before [CLOCK_STOP_NOT_FINISHED](#page-119-1) (see [p. 120](#page-119-1)) is cleared. This ensures that the desired functions within the device are complete before clock stop can proceed.
- 4. The CS42L42 clears CLOCK STOP NOT FINISHED to indicate it is ready for the clock to be stopped.
- 5. The master performs a group status read until all slaves report ready for the clock to be turned off (CLOCK_ STOP_NOT_FINISHED = 0).
- 6. The master performs a group write to [CLOCK_STOP_NOW](#page-119-2) (see [p. 120\)](#page-119-2), indicating the clock is about to stop.
- 7. Immediately after Step [6](#page-63-0), the master sends a stopping frame. The master owns all payload bits and must drive the data pin on the last bit slot to a physical low level. The CS42L42 does not drive payload bits associated with data ports.
- 8. The master stops the SoundWire clock at the frame boundary at the end of the stopping frame.
- **Note:** If WAKE_UP_ENABLE = 1 and SW_CLK is stopped, an S0 button press, a headphone plug, or a headphone unplug can cause the SoundWire wake event to occur.

CLOCK_STOP_NOT_FINISHED = 1 indicates that the slave is not ready to be shut off. A value of 0 indicates the slave is ready for the clock to be shut off. This allows for group reads of all slave devices to report whether any slave is not ready for the shutdown due to the modified NRZI encodings.

If [WAKE_UP_ENABLE](#page-119-3) is set (see [p. 120](#page-119-3)) while the SoundWire clock is stopped, the wake event signal is triggered to the master to wake the SoundWire bus. If the wake event occurs in Clock Stop Mode, SWIRE_SD is asserted. After the wake event signal is triggered, SCLK PRESENT must be set to transition from 0 to 1 (that is, from the internal RCO to the SWIRE_SCLK/PLL). The transition can take 150 μ S. If the PLL is used, SCLK_PRESENT must wait for the PLL to settle.

The last opportunity to send an interrupt during a clock-stop sequence is the PREQ of the frame that writes to CLOCK_ STOP_NOW. If the internal wake event described previously occurs in either that frame or the stopping frame, the wake event signal is latched and stored. After the clock is stopped at the end of the stopping frame, a SoundWire wake-up event occurs. This ensures that no internal wake event is missed. A wake event is seen by the master as the next PREQ bit.

[Fig. 4-28](#page-63-1) shows clock-off timing.

4.8.14 Programming Restrictions

The following restrictions must be observed:

- For registers that are banked, operation is not guaranteed when writing to the active bank of a register. The SCP frame control register is the only banked register that supports writes to the active bank.
- Configuration changes must not be done in an on-the-fly method—bank changes must be used.
- To ensure that new register values are not applied in the middle of a sample interval, bank changes must correspond to the SSP.
- Although the MIPI specification allows the master to assert an SSP at any time, the CS42L42 does not allow the assertion if the sample interval ends in the next-to-last bit slot of the SoundWire frame such that a new interval would start in the last bit slot of that frame (e.g., preceding the frame boundary where the SSP is applied). This rare scenario could happen in a system where the master and slaves are already out-of-sync and data is already corrupt.
- Nonbanked register fields, PORT_DATA_MODE and WORD_LENGTH, must not be modified if the port is enabled.

4.8.15 Configuration Guidelines with Examples

[Ex. 4-3](#page-64-0) and [Ex. 4-4](#page-64-1) describe configurations for programming three data ports for 48- and 96-kHz operations, each with 24-bit data. Data Port 1 has one 24-bit channel; Data Ports 2 and 3 have two channels each. [Fig. 4-29](#page-66-0) shows the resulting frame structure, with details for each port (HSTART, HSTOP, OFFSETS, and WORD_LENGTH). For each data port, registers are programmed to indicate the location in the SoundWire frame where each payload data is stored. Each port must be configured with a location such that its payload location does not overlap another port. The SoundWire master must also be configured with the same settings for each port.

1.WORD_LENGTH is the number of bits in each channel minus 1.

Both examples have the same configuration—SoundWire clock = 12.288 MHz, 64 rows, 8 columns, 512 bits per frame, SoundWire frame rate = 48 kHz.

Configuration details are summarized in [Ex. 4-3](#page-64-0) and [Ex. 4-4](#page-64-1).

The WORD LENGTH is the number of bits minus 1 in each channel's sample per port.

The HSTART and HSTOP values define the payload transport window, the columns in the SoundWire frame that bound the port's payload data. Both examples set HSTART = 1 and HSTOP = 7, so that the payload data is in Columns 1–7. To avoid overlap with the control word, Column 0 is not included.

The OFFSETx fields define the number of bits within the payload transport window that the start of the sample is delayed from the sample interval boundary. Each port has a different offset to avoid overlap. Note that this example uses the Block-per-Port Mode. The definition of the offset registers would change if Block-per-Channel Mode were used.

Although spaces appear between each port's payload, shown in different colors in [Fig. 4-29](#page-66-0), that spacing is not required.

Both examples start with the SoundWire frame rate set to 48 kHz. Using a 12.288-MHz SoundWire clock, a 64 x 8 frame yields a 48-kHz SoundWire frame rate. Setting the sample interval (the time in units of bit slots defining the rate at which the port's data samples are transferred) to match the SoundWire frame rate, as shown in [Ex. 4-3](#page-64-0), yields a 48-kHz sample interval. There are two bit slots per SoundWire clock cycle. Other sample interval rates can be multiplied or divided from this sample rate without changing the same SoundWire frame rate.

Note the following:

- The sample interval and the frame can have different lengths.
- The sample interval must be a multiple or divide factor from the SoundWire frame length. Note that this does not have to be an integer multiple, but rather a common multiple, where periodically the SoundWire frame boundary aligns to the sample interval boundary. The SSP is the point at which all sample interval boundaries of all ports in the system align to the same SoundWire frame boundary.
- Each port can have a different sample interval.

The sample interval is calculated in units of bit slots according to the following formula:

Sample Interval = 256 * SAMPLE_INTERVAL_HIGH + SAMPLE_INTERVAL_LOW + 1.

Setting SAMPLE_INTERVAL_HIGH = 1 and SAMPLE_INTERVAL_LOW = 255 results in a sample interval for a 48-kHz frame at 12.288 MHz of 512 bit slots. Note that this also coincides with a frame size of 64 x 8 = 512.

[Table 4-14](#page-65-0) describes using different sample intervals with SoundWire frame rate of 48 kHz:

Sample Interval Community Community Community Community Community Community Community Community Community Community Length of the SoundWire frame 48-kHz sample rate with one sample for each channel per frame.
Half the SoundWire frame length Two samples per frame for a 96-kHz sample rate. (see Ex. 4-4) Two samples per frame for a 96-kHz sample rate. (see [Ex. 4-4](#page-64-1)) Twice the SoundWire frame length One sample every second frame for a 24-kHz rate. N times the SoundWire frame length One sample every Nth frame, generating a 48/N-kHz rate. 8 kHz is the minimum rate for the CS42L42.

Table 4-14. Sample interval/Sample Rate Examples

Running all ports with 44.1 kHz requires a different SoundWire clock or frame shape that matches 44.1 kHz along with adjusting other parameters accordingly. An 11.2896-MHz SoundWire clock with a 64 x 8 frame shape works well with a frame rate of 44.1 kHz. Note that this does not apply to isochronous streams, which are converted to 48 kHz before being sent to the SoundWire block.

Figure 4-29. Configuration Examples for a 64 x 8 SoundWire Frame—SoundWire Frame Visualization

4.9 Audio Serial Port (ASP)

The CS42L42 has an ASP to communicate audio and voice data between system devices, such as application processors and Bluetooth transceivers. [ASP_SCLK_EN](#page-139-0) (see [p. 140\)](#page-139-0) must be set whenever DAO and DAI are used. The ASP can be configured to TDM, I2S, and left justified (LJ) audio interfaces.

Note: A maximum of four input channels and two output channels are supported in TDM Mode. Any two input channels can be mapped to SPDIF TX, and they always bypass the ASRC.

Although two output channels exist, the information from Channel 1 is replicated onto Channel 2 when enabled [\(ASP_TX_CH2_EN, p. 165\)](#page-164-0). As a result, Channel 2 can be used only if Channel 1 is used. This is targeted for 50/50 use, but can be used in any transmit situation. Bit resolution must be the same for both channels (ASP_ TX_CH2_RES = ASP_TX_CH1_RES) along with matching MSB/LSB bit starts (ASP_TX_CH2_BIT_ST_MSB = ASP_TX_CH1_BIT_ST_MSB and ASP_TX_CH2_BIT_ST_LSB = ASP_TX_CH1_BIT_ST_LSB).

However, in 50/50 Mode, the active phase for each channel must not match (ASP_TX_CH2_AP \neq ASP_TX CH1_AP).

4.9.1 Slave Mode Timing

The ASP can operate as a slave to another device's timing, requiring ASP_SCLK/SWIRE_CLK and ASP_LRCK/FSYNC to be mastered by the external device. If [ASP_HYBRID_MODE](#page-139-1) is cleared (see [p. 140\)](#page-139-1), the serial port acts as a slave. If ASP_HYBRID_MODE is set, the port is in Hybrid-Master Mode (see [Section 4.9.2](#page-67-0)).

In Slave Mode, ASP_SCLK and ASP_LRCK are inputs. Although the CS42L42 does not generate interface timings in Slave Mode, the expected LRCK and SCLK format must be programmed as it is in Hybrid-Master Mode. [Table 4-17](#page-71-0) shows supported serial-port sample rate examples. Note that some rates require use of the PLL and/or SRC.

4.9.2 Hybrid-Master Mode Timing

In Hybrid-Master Mode, ASP_LRCK is derived from ASP_SCLK; the ASP_SCLK/ASP_LRCK ratio must be N x F_S, where N is a large enough integer to support the total number of bits per ASP_LRCK period for the audio stream to be transferred. In either 50/50 Mode or I²S/LJ Mode, the ASP_SCLK/ASP_LRCK ratio must be N_F x F_S, where N_F is an even integer.

The serial port generates an internal LRCK/FSYNC from an externally mastered ASP_SCLK/SWIRE_CLK, allowing single clock-source mastering to the CS42L42. In Hybrid-Master Mode, the serial port must provide a left-right/frame sync signal (ASP_LRCK/FSYNC) given an externally generated bit clock (ASP_SCLK).

[Table 4-15](#page-67-1) shows supported serial-port sample-rate examples. Other rates are possible, but the rules stipulated above must be met. Note that some rates require use of the PLL or SRC.

SCLK											Serial Port Sample Rate (kHz)							
Frequency (MHz)	8.0	11.025 11.029		$\overline{12}$	16	22.05	22.059	24	$\overline{32}$	44.1	44.118	48	88.2	88.235	96	176.4	176.471	192
1.4112		X			—	x		—		X			x			x		
2.8224		x	—		–	X	$\overline{}$			x	—		X	$\overline{}$	-	x		
5.6448		x	—	--	—	X	$\overline{}$			X	—		X	$\overline{}$		x		
11.2896		x				X				X	$\overline{}$		X	$\overline{}$		x		
22.5792	$\qquad \qquad \overline{\qquad \qquad }$	x				X				X	—		X	$\hspace{0.05cm}$		x		
1.024	$\boldsymbol{\mathsf{x}}$	—			X		—		X	—				—				
2.048	X				X				X	—			—	—				
4.096	X	—			X	—	—		X	—				—				
8.192	X	—			X				x	—								
$\overline{2}$	X	—			X	—									—			
3	X	—	x	X	—	—	X	X	—	—	X		–	x	–		X	
4	X			—	X				x	—			—					
6	X	—	x	X	X		X	X			X	x		X			X	
$\overline{12}$	X	—	X	x	X		x	X	x		X	x	$\overline{}$	x	x		X	—
$\overline{24}$	X	$\overline{}$	X	x	X		X	$\boldsymbol{\mathsf{x}}$	x		X	X		x	X		X	x
1.536	X	—	—	X	X		—	$\boldsymbol{\mathsf{x}}$	x		—	X		—	X			X
3.072	x	—	—	X	X		—	X	X	—		x	—		X			X
6.144	x	—		X	X			X	x		—	X		—	x	__		X
12.288	x	—		X	X			X	X	—	—	x	—		X			X
24.576	X	— ——		X	X	—		X	x	—		x			X			X
9.6	X	—	—	x	X			X	X	—	—	X			x	_		X
19.2	X			X	X			x	x			x			X			X

Table 4-15. Supported Serial-Port Sample Rates

[Fig. 4-30](#page-68-0) and [Fig. 4-31](#page-68-1) show the serial-port clocking architectures.

Figure 4-31. ASP LRCK Architecture

As shown in [Fig. 4-32,](#page-68-2) the LRCK period ([FSYNC_PERIOD_LB](#page-138-0) and [FSYNC_PERIOD_UB](#page-138-1), see [p. 139\)](#page-138-0) controls the number of SCLK periods per frame. This effectively sets the frame length and the number of SCLK periods per Fs. Frame length may be programmed in single SCLK period multiples from 16 to 4096 SCLK:Fs. If [ASP_HYBRID_MODE](#page-139-1) (see [p. 140\)](#page-139-1) is set, the SCLK period multiples must be set to 2 $*$ n $*$ Fs, where $n \in \{8, 9, ..., 2048\}$.

Figure 4-32. ASP LRCK Period, High Width

[FSYNC_PULSE_WIDTH_LB](#page-138-2) and [FSYNC_PULSE_WIDTH_UB](#page-138-3) (see [p. 139](#page-138-2)) control the number of SCLK periods for which the LRCK signal is held high during each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from at least one period to at most the LRCK period minus one. That is, the LRCK-high width must be shorter than the LRCK period.

As shown in [Fig. 4-33,](#page-69-0) if 50/50 Mode is enabled ([ASP_5050](#page-139-2) = 1, see [p. 140\)](#page-139-2), the LRCK high duration must be programmed to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period causes erroneous operation.

Figure 4-33. ASP LRCK Period, High Width, 50/50 Mode

[Fig. 4-34](#page-69-1) shows how LRCK frame start delay [\(ASP_FSD,](#page-139-6) see [p. 140](#page-139-2)) controls the number of SCLK periods from LRCK synchronization edge to the start of frame data.

Figure 4-34. LRCK FSD and SCLK Polarity Example Diagram

4.9.3 Channel Location and Resolution

Each serial-port channel's location and offset is configured through the registers in [Table 4-16](#page-70-0). Location is programmable in single SCLK-period resolution. If set to the minimum location offset, a channel sends or receives on the first SCLK period of a new frame. Channel size is programmable in 8- to 32-bit byte resolutions. Note that only the S/PDIF port transmits up to 32 bits. ADC and DAC ports are limited to 24 bits and truncate the 8 LSBs of a 32-bit audio stream.

Table 4-16. ASP Channel Controls

Channel size and location must not be programmed such that channel data exceeds the frame boundary. In other words, channel size and offset must not exceed the expected SCLK per LRCK settings. Size and location must not be programmed such that data from a given SCLK period is assigned to more than one channel. However, an exception exists for the DAI as the same data can be used for both received channels' location, if desired. For an example, see [Section 5.1](#page-90-0).

[Fig. 4-35](#page-70-1) shows channel location and size with serial-port double-rate disabled. See [ASP_RX1_2FS](#page-165-3) and [ASP_RX0_2FS](#page-165-2) [\(p. 166](#page-165-2)).

Figure 4-35. Example Channel Location and Size, ASP Double Rate Disabled

4.9.4 Isochronous Serial-Port Operation

In Isochronous Mode, audio data can be transferred between the internal audio data paths and a serial port at isochronous frequencies slower than the LRCK frequency. In all cases, the sample rate/LRCK frequency ratio must be one for which there are points at which rising edges regularly align.

Notes: Combining an isochronous audio stream on a channel (or on multiple channels) concurrently with a native audio stream on another channel (or other multiple channels) is not supported.

The S/PDIF port does not support isochronous audio streams.

In Isochronous Mode, if a stream's sample rate does not match the LRCK frequency, it must include nulls, indicated by the negative full-scale (NFS) code (1 followed by 0s) or by adding nonaudio bits (NSB Mode) to the data stream.

[SP_RX_NFS_NSBB](#page-159-0) and [SP_TX_NFS_NSBB](#page-160-0) (see [p. 160](#page-159-0) and [p. 161\)](#page-160-0) select between the NFS and NSB modes.

In NFS Mode, to achieve a desired isochronous output sample rate, a null-insert block adds NFS samples to the output stream. NFS samples input to the null-insert block are incremented and are passed to the output as valid, nonnull samples.

In NSB Mode, a null-insert block adds 8 bits to the data stream and inserts null samples to achieve a desired isochronous output sample rate. Inserted null samples are defined as NFS including the nonaudio bits. NFS samples that are input to the null-insert block are passed as valid, nonnull samples to the output. Valid samples are indicated by a nonzero value in the null sample indicator bit. The null sample indicator bit is globally defined by the [SP_RX_NSB_POS](#page-159-1) (see [p. 160\)](#page-159-1) and [SP_TX_NSB_POS](#page-160-1) (see [p. 161](#page-160-1)). Total data stream sample width, including the nonaudio bits, is N + 8 bits. Therefore, the maximum HD audio sample width is 24 bits in NSB Mode.

In NFS Mode, a null-remove block deletes null samples, restoring the stream's original sample rate. NFS samples that are input to the null-remove block are removed from the data stream as invalid, null samples.

In NSB Mode, a null-remove block deletes samples that have a zero null sample indicator bit, restoring the stream's original sample rate. Furthermore, the output data has the least-significant 8 bits of nonaudio data removed. Samples with a zero null sample indicator bit are removed from the data stream as invalid, null samples.

In either NSB or NFS Mode, setting the Tx and Rx rate fields [\(SP_TX_FS](#page-160-2), see [p. 161,](#page-160-2) and [SP_RX_FS,](#page-159-2) see [p. 160](#page-159-2)) matters only if an isochronous mode is selected via [SP_TX_ISOC_MODE](#page-160-3) (see [p. 161\)](#page-160-3) and [SP_RX_ISOC_MODE](#page-159-3) (see [p. 160](#page-159-3)). Supported isochronous rates are 48k, 96k, and 192k. The ASPx Tx/Rx rate bits are used only to help determine when to insert/ nulls and to provide the correct f_S/f_{SO} to the SRCs while in Isochronous Mode.

For null-remove operations, the rates do not need to match the actual data rate. Likewise, if data is being rendered or captured at its native rate, these registers have no effect.

As [Fig. 4-36](#page-71-1) shows, the null-sample bit (NSB) flag may be any bit of the least-significant sample byte. NSB-encoded streams are assumed to contain 8 bits of nonaudio data as the LSB.

ISO null sample indicator bit (selectable, Non‐PCM) 1: Normal sample 0: Null sample Other bits are ignored

Figure 4-36. NSB Null Encoding

To send isochronous audio data to a serial port, the data pattern must be such that the LRCK/FSYNC transition preceding any given nonnull sample on the 48-kHz serial port does not deviate by more than one sample period from a virtual clock running at the desired sample rate. Use the following example to determine the data word as it appears on the serial port.

```
error = 0
for each LRCK
   if(error < 1/FLRCK)
     output = << next sample>>
     error = error + (1/Fs - 1/FLRCK)else
     output = NULL
     error = error - 1/FLRCK
```
The null-sample sequences in [Table 4-17](#page-71-0) result from the example above for common sample rates. This method ensures that the internal receive data FIFO does not underrun or overrun, which would cause audio data loss. Depending on the internal audio data FIFOs' startup conditions and on the serial-port clock-phase relationships, isochronous data sent from a serial port may not adhere to the data patterns in [Table 4-17](#page-71-0). In all cases, the transmitted audio data rate matches the stream sample rate.

Note: $_N$ = Null sample, $_S$ = Normal sample

4.9.5 50/50 Mode

Regardless of the state of ASP_LRCK/FSYNC, in 50/50 Mode [\(ASP_5050](#page-139-2) = 1, see [p. 140](#page-139-2)), the ASP can start a frame.

The [ASP_STP](#page-139-0) setting (see [p. 140\)](#page-139-0) determines which LRCK/FSYNC phase starts a frame in 50/50 Mode, as follows: If ASP $STP = 0$, the frame begins when LRCK/FSYNC transitions from high to low. See [Fig. 4-37.](#page-72-0) If ASP STP = 1, the frame begins when LRCK/FSYNC transitions from low to high. See [Fig. 4-38.](#page-72-1) **Figure 4-37. Example 50/50 Mode (ASP_STP = 0)** LRCK x_STP = 0 _.... ... SCLK Previous Sample $\left\{\sqrt{}/\right\}$ Channel y Channel Z Channel z Channel Z Next Sample SDIN/SDOUT x CHy_LOC = 0, x_CHy_AP = 0 x CHz LOC = 0, x_CHz_AP = 1 Previous Sample $\left\{\sqrt{}/\right\}$ Channel z Channel y Channel y Channel y Next Sample This diagram assumes x FSD = 0 \times x CHz LOC = 0, x CHz AP = 0 \times x CHy LOC = 0, x CHy AP = 1 0 | 1 | 2 Channel location index x_CHy_LOC, x_CHz_LOC) ... N/2 – 3 N/2 – 2 N/2 – 1 ⁰ ¹ ² ... N/2 – 3 N/2 – 2 N/2 – 1 LRCK SCLK Previous Sample $\left\{\sqrt{}/\right\}$ Channel y Channel 2 Channel z Next Sample S DIN/SDOUT χ _CHy_LOC = 0, χ _CHy_AP = 1 χ _CHz_LOC = 0, χ _CHz_AP = 0 Previous Sample $\left\{\frac{1}{2}, \frac{1}{2}\right\}$ Channel z Channel y Channel y Channel y Next Sample x STP = 1 Channel location index (x_CHy_LOC, x_CHz_LOC) 0 1 2 ... $N/2 - 3N/2 - 2N/2 - 1$ 0 1 2 ... $N/2 - 3N/2 - 2N/2 - 1$

In 50/50 Mode, left and right channels are programmed independently to output when LRCK/FSYNC is high or low—that is, the channel-active phase. The active phase is controlled by the [ASP_TX_CHx_AP](#page-164-0) (see [p. 165](#page-164-0)) and ASP_RXx_CHy_ AP (see [Section 7.22\)](#page-165-0). If x $AP = 1$, the respective channel is output if LRCK/FSYNC is high. If x $AP = 0$, the channel is output if LRCK/FSYNC is low.

Figure 4-38. Example 50/50 Mode (ASP_STP = 1)

x CHz LOC = 0, x CHz AP = 1 \times CHy LOC = 0, x CHy AP = 0

Note: Active phase has no function if 50/50 Mode = 0, ASP_RX0_2FS = 1, or ASP_RX1_2FS = 1.

In 50/50 Mode, the channel location (see [Section 4.9.3\)](#page-69-0) is calculated within the channel-active phase. If there are N bits in a frame, the location of the last bit of each active phase is equal to $(N/2) - 1$.

4.9.6 Serial Port Status

Each serial port has sticky, write-1-to-clear status bits related to capture and render paths. These bits are described in [Section 7.6.4](#page-141-2) and [Section 7.6.5.](#page-142-0) Mask bits ([Section 7.6.16](#page-145-0) and [Section 7.6.17\)](#page-146-0) determine whether INT is asserted when a status bit is set. [Table 4-18](#page-72-2) provides an overview.

If only one data-path direction (render/Tx or capture/Rx) of a serial port is used, the status bits of the unused direction may be set. To prevent spurious interrupts, mask the status bits of unused data path directions and of unused serial ports.

Table 4-18. Serial Port Status

Table 4-18. Serial Port Status *(Cont.)*

4.9.7 Recommended Serial-Port Power-Up and Power-Down Strategies

Although multiple safeguards and controls are implemented to prevent a run on the FIFOs involved in passing data from the input port to the output port, the following power-up sequence is recommended. [Section 5](#page-90-0) gives detailed sequences.

- 1. Configure all playback/record channel characteristics—bit resolution, channel select, source (DAI/DAO or SW), native/isochronous, sample rates, etc.
- 2. Power up playback, record path, and ASRCs.
- 3. Release the PDN_ALL bit.
- 4. Power up the serial ports (DAI/DAO).

The following power-down sequence is recommended:

- 1. Power down the playback and record paths.
- 2. Power down the serial ports.

4.10 S/PDIF Tx Port

The S/PDIF output port is integrated to provide a pass-through of encoded (e.g., AC3) or PCM data from the serial audio ports to an external optical driver. The S/PDIF port does not support isochronous audio streams.

4.10.1 S/PDIF Pass-Through Transmission

The CS42L42 S/PDIF transmitter performs pass-through retransmission of stereo samples that are generated on an external device and transported over the TDM or SoundWire port. This transmitter can be programmed to retransmit any two of the 16-, 20-, 24-, or 32-bit S/PDIF encoded samples from the serial port by programming [ASP_RX0_CH1_RES](#page-166-0) (note that this is RX0 Channels 1–4 and RX1 Channels 1 and 2, see [p. 167\)](#page-166-0) and [SPDIF_RES](#page-161-0) (see [p. 162](#page-161-0)). The supported S/PDIF rates are 32, 44.1, 48, 88.2, 96, 176.4, and 192 kHz and are configured through [SPDIF_TX_STAT](#page-163-0) (see [p. 164\)](#page-163-0).

The CS42L42 does not decode or interpret samples chosen for retransmission. Additionally, the S/PDIF path does not incorporate any SRCs in the data path.

When the data source comes from the TDM source, the CS42L42 selects between data from the DAI0 or DAI1 as follows:

- If DAI0, configure [SPDIF_CHA_SEL/](#page-160-0)[SPDIF_CHB_SEL](#page-160-1) (see [p. 161\)](#page-160-0) to map any of the four TDM slots (0–3) to the S/PDIF inputs. [ASP_RX0_2FS](#page-165-1) = 0 (see [p. 166\)](#page-165-1).
- If [ASP_RX1_2FS](#page-165-2) = 1 (see [p. 166](#page-165-2)), which means there is simultaneous operation on both the TDM and S/PDIF ports at different rates, the S/PDIF transmit port gets data from the DAI1 and ignores data from the DAI0. Channel 0 of DAI1 maps to left channel and Channel 1 of DAI1 maps to right channel.

If the data source comes from the SoundWire port, signals are retimed and passed to the S/PDIF transmit port.

[SPDIF_LRCK_SRC_SEL\(](#page-137-0)see [p. 138\)](#page-137-0) selects the S/PDIF LRCK source. [SPDIF_LRCK_CPOL](#page-138-0) (see [p. 139](#page-138-0)) sets polarity.

Configuration bits mentioned above must be programmed before powering up the DAI ports and the S/PDIF transmit port.

4.10.2 S/PDIF, Headphone, and ADC Simultaneous Clocking Configuration

S/PDIF transmission requires an SCLK of 128 x Fs supplied either from the ASP_SCLK/SWIRE_CLK input pin or from the internal fractional-N PLL. When operating the S/PDIF transmitter with no other data converters enabled, the source of the transmission clock is freely chosen between the input pin and the PLL. When simultaneous operation of the data converters and the S/PDIF transmitter is desired, a 128 x Fs clock must be supplied from the ASP_SCLK/SWIRE_CLK input. [Table 4-19](#page-74-0) describes the supported clocks for simultaneous operation.

LRCK (kHz) S/PDIF		HP (Isochronous)	HSIN (Isochronous)	SCLK (MHz)	PLL Output (MHz)
48	48	8, 11.025, 12, 16, 22.05, 24, 32, 44.1	8.11.025, 12, 16, 22.05, 24, 6.144, 12.288, 32.44.1	24.576	12.288, 24.576
48		2×48 1 16, 22.05, 24, 32, 44.1,	16, 22.05, 24, 32, 44.1, 48 12.288, 24.576		12.288, 24.576
96	96	148.88.2			
96		2 x 96 1 32, 44.1, 48, 88.2, 96	32, 44.1, 48	24.576	24.576
192	192				
Fs	Fs	Fs (Native)	Fs (Native)	128xFs	11.2896, 12.288, 22.8796, 24.576 MHz
	$2 \times Fs$ ¹				

Table 4-19. S/PDIF, Headphone, and ADC Simultaneous Clocking Support

1.[ASP_RX1_2FS](#page-165-2) = 1.

For proper S/PDIF signal timing, the divide factor, selected with [SPDIF_CLK_DIV](#page-137-1) (see [p. 138\)](#page-137-1), must be chosen by using the following formula:

Divide factor = $MCLK_{INT}/(128 \times Fs)$

(where Fs is the data rate to the S/PDIF block and not the external LRCK)

For example, for an S/PDIF output Fs of 192 kHz, 128 X 192 kHz = 24.576 MHz. If ASP_SCLK is 24.576 MHz, the divide factor must be 1 (SPDIF_CLK_DIV = 000).

Note: Due to SPDIF_CLK_DIV being limited to 1, 2, 3, 4, and 8, a 32-kHz S/PDIF Fs is not supported with a 24.576-MHz ASP_SCLK/SWIRE_CLK.

4.10.3 Interface Formats

This section describes the frame and subframe formats, channel coding, and Keep-Alive Mode.

4.10.3.1 Frame Format

A frame (see [Fig. 4-39](#page-75-0)) is uniquely composed of two subframes (see [Fig. 4-40\)](#page-75-1). Samples taken from both channels are transmitted by time multiplexing in consecutive subframes. The first subframe normally starts with Preamble M; however, to identify the start of the block structure used to organize the channel status information, the preamble changes to B once every 192 frames. The second subframe always begins with Preamble W.

The frame format is the same for one- and two-channel operations. Data is carried in the first subframe and may be duplicated in the second. If the second subframe does not carry duplicate data, the validity flag (Time Slot 28) must be set to Logic 1.

Figure 4-39. S/PDIF Frame Format

4.10.3.2 Subframe Format

Each subframe is divided into 32 time slots, numbered 0–31, as shown in [Fig. 4-40](#page-75-1).

Figure 4-40. Subframe Format (Linear PCM Application)

4.10.3.3 Channel Coding

To minimize DC buildup on the transmission line, to facilitate clock recovery from the data stream, and to make the interface insensitive to the polarity of connections, Time Slots 4–31 are encoded in biphase mark.

Each bit to be sent is represented by a symbol comprising two consecutive binary states. The first state is always different from the second state of the previous symbol. The second state is identical to the first if the bit to be sent is Logic 0, but it is different if the bit is Logic 1 (see [Fig. 4-41](#page-75-2)).

4.10.3.4 Keep-Alive Mode

The Keep-Alive Mode in the S/PDIF transmitter output is used to force a valid S/PDIF stream (clocking and status information without data bits) to be output from the SPDIF TX pin while the system is in a low power state. This allows an external S/PDIF receiver to remain locked to the S/PDIF stream from the CS42L42 and resume playback without delay if an output stream is later opened. The status information is provided according to the channel status bits in [Table 4-20](#page-75-3). The state of the SPDIF_TX pin depends on [SPDIF_TX_DIGEN](#page-163-1) (see [p. 164\)](#page-163-1) and [SPDIF_TX_PDN](#page-162-0) (see [p. 163](#page-162-0)). [Table 4-20](#page-75-3) shows all control-bit combinations and the resulting state of the SPDIF_TX pin. Note that [SPDIF_TX_KAE](#page-162-1) (see [p. 163\)](#page-162-1) has no function in the Keep-Alive Mode on the CS42L42.

4.11 Sample-Rate Converters (SRCs)

SRCs bridge different sample rates at the serial ports within the digital-processing core. SRCs are used for the following:

CIRRUS LOGIC[®]

- Two ASP input channels (Channels 1 and 2). The other two ASP input channels are used for S/PDIF transmit and bypass the SRC.
- One ASP output channel (Channel 1).
- Two SoundWire input channels (Channels 1 and 2). The other two SoundWire input channels are used for S/PDIF transmit and bypass the SRC.
- One SoundWire output channel (Channel 1)
- SRCs are bypassable by setting either [SRC_BYPASS_DAC](#page-129-0) (see [p. 130](#page-129-0)) or [SRC_BYPASS_ADC.](#page-129-1)

An SRC's digital-processing side (as opposed to its serial-port side) connects to the ADC or DAC. Multirate DSP techniques are used to up-sample incoming data to a very high rate and then down-sample to the outgoing rate. Internal filtering is designed so that a full-input audio bandwidth of 20 kHz is preserved if the input and output sample rates are at least 44.1 kHz. If the output sample rate becomes less than the input sample rate, the input is automatically band limited to avoid aliasing artifacts in the output signal.

The following restrictions must be met:

- The F_{so} -to- F_{Si} ratio must be no more than 1:6 or 6:1. For example, if the DAC is at 48 kHz, the input to the SRC must be at least 8 kHz.
- SRC operation cannot be changed on-the-fly. Before changing the SRC operation (e.g., changing SRC frequencies or bypassing or adding the SRCs), the user must follow the power sequences provided in [Section 4.9.7.](#page-73-0)
- The MCLK frequency must be as close as possible to, but not less than the minimum SRC MCLK frequency, MCLK_{MIN}, which must be at least 125 times the higher of the two sample rates (F_{Si} or F_{so}).

For example, if F_{so} is 48 kHz and F_{SI} is 32 kHz, the MCLK must be as close as possible to, but not less than, an MCLK_{MIN} of 6.0 MHz. The MCLK frequency for the SRCs is configured through [CLK_IASRC_SEL](#page-140-0) (see [p. 141\)](#page-140-0) and [CLK_OASRC_SEL](#page-140-1) (see [p. 141](#page-140-1)).

[Table 4-21](#page-76-0) shows settings for the supported sample rates and corresponding MCLK_{INT} frequencies.

Table 4-21. Supported Sample Rates and Corresponding MCLK_{INT} Encodings

Note: SRC MCLKINT Freq= 00 (6 MHz), 01 (12 MHz), 11 (24 MHz), configured in [CLK_IASRC_SEL](#page-140-0) (see [p. 141](#page-140-0)) and [CLK_OASRC_SEL](#page-140-1) (see [p. 141\)](#page-140-1)

Jitter in the incoming signal has little effect on rate-converter dynamic performance. It does not affect the output clock.

A digital PLL continually measures the heavily low-pass-filtered phase difference and the frequency ratio between input and output sample rate clocks. It uses the data to dynamically adjust coefficients of a linear time-varying filter that processes a synchronously oversampled version of the input data. The filter output is resampled to the output sample rate.

For input serial ports, input and output sample-rate clocks are respectively derived from the external serial-port sample clock (x_LRCK) and the internal Fs clock. For output serial ports, they are derived in reverse order. [FS_EN](#page-139-1) (see [p. 140\)](#page-139-1) must be set according to the $F_{\rm SI}$ or $F_{\rm SO}$ SRC sample rates.

Minimize the SRCs' lock time by programming the serial-port interface sample rates into the x_FS registers (see [Section 7.18.2](#page-161-2) and [Section 7.18.1\)](#page-161-1). If the rates are unknown, programming these registers to "don't know" would likely increase lock times. Proper operation is not assured if sample rates are misprogrammed.

4.12 Headset Interface

The headset interface, shown in [Fig. 4-42,](#page-77-0) is a collection of low-power circuits within the CS42L42's ADC data path. It provides an intelligent interface to an external headset. It also communicates with an applications processor to relay command and status information.

The headset communicates to the interface by shorting its mic line to ground (via the S0 button)

The interface generates HSBIAS, a programmable ultrahigh PSRR headset bias output for an external microphone. A low-voltage headset bias supply (VP = 3.0–3.2 V range) mode is supported. Signaling to the headset to set its operating voltage is facilitated via the bias output

Audible transients that would occur as certain headset plugs are unplugged are minimized by using the headset bias Hi-Z feature Split digital-power domains (VD_FILT and VP) within the headset interface support an ultralow-power standby mode where only the VP supply is used. An output signal may be used to tell the system to wake from its low-power state when a headset plug is inserted or removed or a mic short event (S0 button press) occurs. The interface may be reset by three types of resets with progressively less effect.

Figure 4-42. Headset Interface Block Diagram

The control port includes registers that source individually maskable interrupts. Event-change debouncing is used to filter applicable status registers. Shadow registering can record multiple events allowing for less frequent register reading. Latchable duplicate registers are used to pass information to the Standby Mode supply domain.

Notes:

- If HSBIAS is Hi-Z, the headset interface is in an invalid mode.
- PDN ALL must not be set if any of this following is true:
	- —Normal Mode is selected (DETECT MODE \neq 00).
	- —Mic DC-level detection is enabled ([PDN_MIC_LVL_DETECT](#page-151-0) = 0; see [p. 152\)](#page-151-0).
	- —HS bias sense detection is enabled ([HSBIAS_SENSE_EN](#page-149-0) = 1; see [p. 150](#page-149-0)).

4.13 Headset Type Detect

The CS42L42 can detect whether headset Pins 3 and 4 are either the mic or ground signal and can set the appropriate connections via internal switches, as shown in [Fig. 4-43.](#page-78-0)

Figure 4-43. Headset Type Detect—Overview

External switches can improve system cross-talk performance by providing a lower impedance path to ground for HP and mic currents. In this case, minimize the impedance from the connection to the headset connector to ground through the external switches. This includes any switch, trace, and series filter impedance.

4.13.1 Headset-Type Detection

Operation of the headset-detect circuit is determined by the HSDET CTRL setting (see [p. 137](#page-136-1)), described as follows:

• If HSDET_CTRL = 00 or 01, any internal switches can be set manually via the headset switch control bits (SW_x_ y, see [Section 7.4.13](#page-136-7)).

If HSDET_CTRL = 10 or 11, the SW_x_y bits do not affect the state of the internal switches.

These settings are stored in the VP power domain, so that the switches remain correctly configured, even if the VCP, VL, VA, or VD, FILT supplies are powered off. The HSDET logic and status bits are stored in the VD, FILT power domain.

To prevent audible pop/clicks in the HPs, it may be desirable in some applications to precharge the HSBIAS and HSBIAS_ FILT capacitors before setting the switches to their final values. Set SW_HSB_HS3/4 and SW_HSB_FILT_HS3/4 to minimize transients at the HPs associated with charging capacitors. After the capacitors are charged, the switches can be changed to their desired states.

Note that headset S0 button-detect features are not available until internal switches have been configured. Also, depending on the headset type detected, switch settings, and board connections, it may be necessary to set [ADC_INV](#page-154-0) (see [p. 155\)](#page-154-0) to have the proper signal polarity. [Section 5](#page-90-0) provides a recommended headset-type detection sequence.

Figure 4-44. Automatic Headset Detect Flowchart

Table 4-22. Automatic Headset Detect Decode

HSDET TYPE	Headset Plug				DC Test Comparator Results 1			
	Pin 1	Pin ₂	Pin 31	Pin 4	HSDET TYPE 1 Switch State	HSDET TYPE 2 Switch State		
	Left audio	Right audio	GND	MIC.	High	Low		
	Left audio	Right audio	MIC	GND	Low	High		
	Left audio	Right audio	GND	GND	Low	Low		
		Optical			High	High		

1.After performing an automatic headset-detection sequence, the output of the headset comparators may not be valid even if switch configurations are correct for a given plugged-in headset type.

Table 4-23. Headset Type Detect—Switch States after Autodetection (0 = Switch Open; 1 = Switch Closed)

	SW								
HSDET_TYPE	REF		HSB_FILT		HSB		GNDHS		
	HS ₃	HS4	HS ₃	HS4	HS ₃	HS4	HS3	HS4	

4.14 Plug Presence Detect

The CS42L42 uses TIP_SENSE and RING_SENSE to detect plug presence. The sense pins are debounced to filter out brief events before being reported to the corresponding presence-detect bit and generating an interrupt if appropriate.

4.14.1 Plug Types

The plug-sense scheme supports the following plug types:

• Tip–Ring–Sleeve (TRS)—Consists of a segmented metal barrel with the tip connector used for HPOUTA, a ring connector used for HPOUTB, and a sleeve connector used for HSGND.

- Tip–Ring–Ring–Sleeve (TRRS)—Like TRS, with an additional ring connector for the HSIN connection. There are two common pinouts for TRRS plugs:
	- One uses the tip for HPOUTA, the first ring for HPOUTB, the second ring for HSGND, and the sleeve for HSIN.
	- OMTP, or China, headset, which swaps the third and fourth connections, so that the second ring carries HSIN and the sleeve carries HSGND.

4.14.2 Tip-Sense/Ring-Sense Methods

The following methods are used to detect the presence or absence of a plug:

- Tip sense (TS)—A sense pin is connected to a terminal on the receptacle such that, if no plug is inserted, the pin is floating. If a plug is inserted, the pin is shorted to the tip (T) terminal. The tip is sensed by having a small current source in the device pull up the pin if it is left floating (no plug). If a plug is inserted and the sense pin is shorted to HPOUTA, the sense pin is assumed to be pulled low via clamps at the HP amp output when it is in power down. If the HP amp is running, the sense pin is shorted to the output signal and, therefore, is pulled below a certain threshold via the output stage of the HP amp. Thus, a low level at the sense pin indicates plug inserted, and a high level at the sense pin indicates plug removed.
- Inverted tip sense (ITS)—Like tip sense, but with a connector whose sense pin is shorted to the tip terminal if the plug is removed and is left floating if it is inserted. Therefore, a low level at the sense pin indicates plug removed and a high level at the sense pin indicates plug inserted. Inversion is controlled by the following:

— The invert ([TIP_SENSE_INV, p. 152](#page-151-1)), which goes to the analog and affects a number of other features.

- The tip-sense invert (TS INV, p. 136), which affects only the configuration bits in [Section 6.5](#page-108-0).
- Ring sense (RS)—Like tip sense, except that the sense pin is shorted to the second ring terminal (HS3) when a plug with a metal barrel (TRS or TRSS) is inserted, and floating when a plug with a plastic barrel (OPT) is inserted or the plug is removed. If a metal plug is inserted and the sense pin is shorted to HS3, it is assumed that the sense pin is pulled low (to HSGND) or below a certain threshold (to HSBIAS) via switches in the HS type-detect block. As a result, a low level at the sense pin indicates metal plug inserted and a high level at the sense pin indicates plug removed (plastic plug inserted or plug removed).
- Inverted ring sense (IRS)—Like ring sense, except that the connector is constructed such that the sense pin is shorted to the second ring terminal (HS3) when the plug is removed and is left floating when it is inserted. Therefore, a low level at the sense pin indicates *plug removed*; a high level indicates *metal or plastic plug inserted*.

4.14.3 Ring-Sense Configuration

The RING SENSE pin can be used as a ground sense for the connected plug if the inserted plug is determined to be of type TRS or TRRS. If the RING_SENSE pin is used as a ground reference, the impedance between the RING_SENSE plug connector and the plug degrades the common-mode rejection of the output, which in turn affects output offset, step deviation, and pop/click attenuation. The CS42L42 includes a RING_SENSE impedance-detection circuit to aid in the decision to use the RING SENSE input pin as a HP ground reference.

The impedance-detection circuit can be activated to test whether plug-connector-to-plug impedance exceeds ~1 k Ω . RS TRIM T (see [p. 134](#page-133-2)) determines the detection threshold. Pull-up resistance is controlled by the bits shown in [Table 4-24](#page-80-0).

Table 4-24. Threshold Detection

4.14.4 Tip-Sense and Ring-Sense Debounce Settings

[Fig. 4-45](#page-81-0) shows the tip-sense and ring-sense controls and the associated interrupt, status, and mask registers.

Figure 4-45. Tip-Sense and Ring-Sense Controls

The tip-and ring-sense debounce register fields behave and interact as follows:

- TS_UNPLUG_DBNC. Shows tip sense status after being unplugged with the associated debounce time.
- TS PLUG DBNC. Shows tip sense status after being plugged in with the associated debounce time.
- RS_UNPLUG_ DBNC. Shows ring sense status after being unplugged with the associated debounce time.
- RS PLUG DBNC. Shows the ring sense status after being plugged in with the associated debounce time.

Note: TS_INV must be set to have TS_PLUG/TS_PLUG_DBNC status match TIP_SENSE_PLUG status.

The debounce bits are described in [Section 7.4.10.](#page-135-9) Multiple debounce settings can be configured for insertion, removal, ring sense, and tip sense:

- [TIP_SENSE_DEBOUNCE](#page-151-2) (see [p. 152\)](#page-151-2) controls the tip-sense removal debounce time.
- [TS_FALL_DBNCE_TIME](#page-135-3) and [TS_RISE_DBNCE_TIME](#page-135-4) (see [p. 136\)](#page-135-3) and [RS_FALL_DBNCE_TIME](#page-134-0) and RS [RISE_DBNCE_TIME](#page-134-1) (see [p. 135\)](#page-134-0) settings configure the corresponding debounce times.

4.14.5 Setup Instructions

The following steps are required to activate the tip-/ring-sense debounce interrupt status:

- 1. Clear PDN ALL (see [p. 133\)](#page-132-0).
- 2. Set TIP SENSE EN (see [p. 151\)](#page-150-1) for analog front-end of tip sense.
- 3. Set LATCH TO VP (see [p. 152](#page-151-3)) to latch analog controls into analog circuits.
- 4. Set RING SENSE PDNB (see [p. 134\)](#page-133-5) to enable debounce block for ring sense plug/unplug.
- 5. Write [TIP_SENSE_CTRL](#page-150-0) (see [p. 151](#page-150-0)) to 01 or 11 to enable debounce for tip sense plug/unplug.
- 6. Clear interrupt masks (0x1320, see [Section 7.6.22\)](#page-147-4).

Interrupt status (see [Section 7.6.12](#page-144-4)) does not contain an event-capture latch—a read always yields the current condition.

[Table 4-25](#page-82-0) describes the plug/unplug status for both tip and ring.

Table 4-25. Tip and Ring Plug/Unplug Status

4.14.6 Plug-Sense Gating

In some configurations, the presence of an optical plug can be determined only by the presence, or absence, of an associated plug. In the common combo plug implementation, the receptacle can accommodate either a headphone (TRS/ TRRS) or an S/PDIF (OPT) connector. However, if ring sense is used to distinguish between two jacks, the absence of any plug may be falsely interpreted as the presence of an optical plug. Likewise, if the optical plug has a metal tip and tip sense is used to determine the presence of a TRS/TRSS plug, the presence of an optical plug may also be falsely interpreted as the presence of a headphone plug.

To lessen those constraints, [TS_RS_GATE](#page-134-2) [\(p. 135\)](#page-134-2) can be used to apply the following gating rules, as would be appropriate for a combo plug:

- RING_SENSE present is asserted only if both RING_SENSE detected and TIP_SENSE detected are true.
- TIP_SENSE present is not asserted if RING_SENSE detected is true.

TIP_SENSE- and RING_SENSE-detected states are derived as usual and already consider inversion. [Table 4-26](#page-82-1) shows how TIP_SENSE– and RING_SENSE–present states are determined afterwards and represent what is passed to the host.

Table 4-26. Plug Sense Gating

4.15 Power-Supply Considerations

Because some power supply combinations can produce unwanted system behavior, note the following:

- Control-port transactions can occur 1 ms after VP, VD FILT, VCP, and VL exceed the minimum operating voltage.
- If VP supply is off, it is recommended that all other supplies are also off. VP must be the first supply turned on.
- RESET must be asserted until VP is valid.
- If VD FILT is supplied externally (DIGLDO_PDN = GND), VL must be supplied before VD_FILT.
- VA, VL, and VCP can come up in any order.
- Due to the VD_FILT POR, VD_FILT must be turned off before VA, VL, or VCP are turned off; otherwise, current could be drawn from supplies that remain on.

[Table 4-27](#page-83-0) shows the maximum current for each supply when VP is on, but other supplies are on or off (all clocks are off and all registers are set to default values, i.e., reset).

Table 4-27. Typical Leakage Current during Nonoperational Supply States (with VP Powered On)

Notes: • Values shown reflect typical voltage and temperature. Leakage current may vary by orders of magnitude across the maximum and minimum recommended operating supply voltages and temperatures listed in [Table 3-2](#page-12-0).

• Test conditions: Clock/data lines are held low, $\overline{\text{RESET}}$ is held high, and all registers are set to their default values.

[Table 4-28](#page-83-1) shows requirements and available features for valid power-supply configurations.

Table 4-28. Valid Power-Supply Configurations

4.15.1 VP Monitor

The CS42L42 voltage comparator monitors the VP power supply for potential brown-out conditions due to power-supply overload or other fault conditions. To perform according to specifications, VP is expected to remain above 3.0 V at all times. The VP monitor is enabled by setting VPMON PDNB (see [p. 134\)](#page-133-6) and must be powered up after VP is above 3.0 V to eliminate erroneous faulty condition detection. [Fig. 4-46](#page-83-2) shows the behavior of the VP monitor.

The following describes the VP monitor behavior with respect to the voltage level:

- If VP drops below 3.0 V, HSBIAS, HP output, RING SENSE, and TIP SENSE performance may be compromised.
- If VP drops below 2.6 V, the [VPMON_TRIP](#page-144-5) status bit is set (see [p. 145\)](#page-144-5). An interrupt is triggered if M_VPMON [TRIP](#page-147-5) = 0 (see [p. 148](#page-147-5)). This bit must be unmasked/enabled only if VP is above the detection-voltage threshold. It must be masked/disabled by default to eliminate erroneous interrupts while VP is ramping or is known to be below the threshold voltage.
- A brown-out condition remains until VP returns to a voltage level above 3.0 V.
- The VP monitor circuit becomes unreliable at VP levels below 2.4 V as it may trigger a power-on reset sequence by the device.
- The VP monitor is intended to detect slow transitioning signals about the 2.6-V threshold. Pulses of short duration are filtered by the monitor and may not trigger at the 2.6-V threshold, but at a value much lower than expected.

4.16 Control-Port Operation

Control-port registers are accessed through the I2C or SoundWire interfaces, allowing the codec to be configured for the desired operational modes and formats. Accessing the control-port registers is mutually exclusive to the I2C port or SoundWire port, depending on the SWIRE_SEL configuration (see [Table 1-1](#page-5-0)). Because the SWIRE_SEL logic state is latched at POR, dynamic switching between SoundWire and I2C control is not supported.

4.16.1 I2C Control-Port Operation

The I2C control port can operate completely asynchronously with the audio sample rates. However, to avoid interference problems, the I2C control port pins must remain static if no operation is required.

The control port uses the I2C interface, with the codec acting as a slave device. The I2C control port can operate in the following modes, which are configured through the I2C debounce register in [Section 7.3.12:](#page-131-0)

- Standard Mode (SM), with a bit rate of up to 100 kbit/s
- Fast Mode (FM), with a bit rate of up to 400 kbit/s
- Fast Mode Plus (FM+), with a bit rate of up to 1 Mbit/s.
- **Note:** ASP SCLK is not required to be on when the control port is accessed, for state machines affected by register settings to advance.

SDA is a bidirectional data line. Data is clocked into and out of the CS42L42 by the SCL clock. [Fig. 4-47](#page-84-0)–[Fig. 4-50](#page-86-0) show signal timings for read and write cycles. A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition of SDA while the clock is high. All other SDA transitions occur while the clock is low.

The register address space is partitioned into 8-bit page spaces that each comprise up to 127 8-bit registers. Address 0x00 of each page is reserved as the page indicator, PAGE. Writing to address 0x00 of any page changes the page pointer to the address written to address 0x00.

To initiate a write to a particular register in the map, the page address, 0x00, must be written following the chip address. Subsequent accesses to register addresses are treated as offsets from the page address written in the initial transaction. To change the page address, initiate a write to address 0x00. To determine which page is active, read address 0x00.

Figure 4-47. Control-Port Timing, I2C Write of Page Address

The first byte sent to the CS42L42 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write) in the LSB. To communicate with the CS42L42, the chip address field must match 1_0010, followed by the state of the AD1 and AD0 pins.

Note: Because AD0 and AD1 logic states are latched at POR, dynamic addressing is not supported.

If the operation is a write, the next byte is the memory address pointer (MAP); the 7 LSBs of the MAP byte select the address of the register to be read or written to next. The MSB of the MAP byte, INCR, selects whether autoincrementing is to be used (INCR = 1), allowing successive reads or writes of consecutive registers.

Each byte is separated by an acknowledge (ACK) bit, which the CS42L42 outputs after each input byte is read and is input to the CS42L42 from the microcontroller after each transmitted byte.

For write operations, the bytes following the MAP byte are written to the CS42L42 register addresses pointed to by the last received MAP address, plus however many autoincrements have occurred. Note that, while writing, any autoincrementing block accesses that go past the maximum 0x7F address write to address 0x00—the page address. The writes then continue to the newly selected page. [Fig. 4-48](#page-85-0) shows a write pattern with autoincrementing.

Figure 4-48. Control-Port Timing, I2C Writes with Autoincrement

For read operations, the contents of the register pointed to by the last received MAP address, plus however many autoincrements have occurred, are output in the next byte. While reading, any autoincrementing block access that goes past the maximum 0x7F address wraps around and continues reading from the same page address. [Fig. 4-49](#page-85-1) shows a read pattern following the write pattern in [Fig. 4-48](#page-85-0). Notice how read addresses are based on the MAP byte from Fig. 4-48.

Figure 4-49. Control-Port Timing, I2C Reads with Autoincrement

To generate a read address not based on the last received MAP address, an aborted write operation can be used as a preamble (see [Fig. 4-50](#page-86-0)). Here, a write operation is aborted (after the ACK for the MAP byte) by sending a Stop condition.

Figure 4-50. Control-Port Timing, I2C Reads with Preamble and Autoincrement

The following pseudocode illustrates an aborted write operation followed by a single read operation, assumes page address has been written. For multiple read operations, autoincrement would be set to on (as shown in [Fig. 4-50](#page-86-0)).

```
Send start condition.
Send 10010(AD1)(AD0)0 (chip address and write operation).
Receive acknowledge bit.
Send MAP byte, autoincrement off.
Receive acknowledge bit.
Send stop condition, aborting write.
Send start condition.
Send 10010(AD1)(AD0)1 (chip address and read operation).
Receive acknowledge bit.
Receive byte, contents of selected register.
Send acknowledge bit.
Send stop condition.
```
4.17 Reset

The CS42L42 offers the reset options described in [Table 4-29](#page-86-1).

Table 4-29. Reset Summary

[Table 4-30](#page-87-0) describes the effects of resets on register fields. The SoundWire Slave IP supports asynchronous resets, whose effects are described in [Table 4-30](#page-87-0).

Table 4-30. Register Resets

1. Bus reset, setting [FORCE_RESET](#page-118-0) bit, or on exit from Clock Stop Mode if [CLOCK_STOP_MODE](#page-119-0) is set. See [Table 4-29.](#page-86-1)

4.18 Interrupts

The following sections describe the CS42L42 interrupt implementation.

4.18.1 SoundWire Interrupts

The SoundWire interrupt mechanism allows SoundWire slaves to alert the SoundWire master to abnormal events or error conditions. SoundWire interrupts are implemented as defined by the SoundWire Specification. Their statuses are combined into an interrupt status reported on the SoundWire bus, through the SoundWire General Interrupt Status 1 register; see [Section 7.1.13\)](#page-121-0). If this register indicates the presence of an interrupt condition, software must examine the standard interrupts to determine the source.

[Table 4-31](#page-87-1) lists the SoundWire interrupts and corresponding mask registers. Note that, unlike other interrupts implemented on the CS42L42, SoundWire interrupt mask bits are masked if cleared, rather than if set.

4.18.2 Standard Interrupts

The interrupt output pin, \overline{INT} , is used to signal the occurrence of events within the device's interrupt status registers. Events can be masked individually by setting corresponding bits in the interrupt mask registers. [Table 4-32](#page-88-0) lists interrupt status and mask registers. The configuration of mask bits determines which events cause the immediate assertion of INT:

- When an unmasked interrupt status event is detected, the status bit is set and $\overline{\text{INT}}$ is asserted.
- When a masked interrupt status event is detected, the interrupt status bit is set, but $\overline{\text{INT}}$ is not affected.

Once asserted, INT remains asserted until all status bits that are unmasked and set have been read. Interrupt status bits are sticky and read-to-clear: Once set, they remain set until the register is read and the associated interrupt condition is not present. If a condition is still present and the status bit is read, although INT is deasserted, the status bit remains set.

To clear status bits set due to initiation of a path or block, the status bits must be read after the corresponding module is enabled and before normal operation begins. Otherwise, unmasking previously set status bits causes assertion of INT.

Note, however, that if $\overline{\text{INT}}$ is configured to operate in Short-Detect Mode (DETECT_MODE = 1, see the [DETECT_MODE](#page-151-4) setting [on p. 152\)](#page-151-4), interrupt detection is otherwise disabled.

- \cdot If set to short-detect only, $\overline{\text{INT}}$ is dedicated to the short-detection block of the headset interface; no other sources can trigger assertion of INT
- If set to inactive (DETECT MODE = 00) Normal Mode (DETECT MODE = 11), $\overline{\text{INT}}$ responds to any unmasked interrupt status event.
- After exiting Short-Detect Mode, previously asserted interrupt sources may generate additional interrupts. To avoid unwanted interrupts, clear the interrupt sources before exiting Short-Detect Mode.
- **Note:** Setting PDN_ALL clears all interrupts, unless PDN_MIC_LVL_DETECT = 0 and/or HSBIAS_SENSE_EN = 1, DETECT MODE \neq 00, and an interrupt has occurred. To clear an interrupt, clear DETECT MODE.

As [Table 4-33](#page-88-1) indicates, interrupt sources are categorized into two groups:

- Condition-based interrupt source bits are set when the condition is present and they remain set until the register is read and the condition that caused the bit to assert is no longer present.
- Event-based interrupt source bits are cleared when read. In the absence of subsequent source events, reading one of these status bits returns a 0.

Group	Status Registers	Interrupt Source Type
Tip sense and ring sense debounce (see TS UNPLUG DBNC		Event
Section 7.4.10)	TS PLUG DBNC	Event
	RS UNPLUG DBNC	Event
	RS PLUG_DBNC	Event
ADC (see Section 7.6.1)	ADC OVFL	Event
Mixer Interrupt	EQ BIQUAD OVFL	Event
(see Section 7.6.2)	EQ OVFL	Event
	MIX CHA OVFL	Event
	MIX CHB OVFL	Event
Serial port	ASPRX OVLD	Event
(see Section 7.6.3, Section 7.6.4, and	ASPRX ERROR	Event
Section 7.6.5)	ASPRX LATE	Event
	ASPRX EARLY 1	Event
	ASPRX NOLRCK1	Condition
	ASPTX SMERROR 1	Event
	ASPTX LATE	Event
	ASPTX EARLY	Event
	ASPTX NOLRCK	Condition
	SRC OUNLK	Condition
	SRC IUNLK	Condition
	SRC OLK	Condition
	SRC ILK	Condition
Global (see Section 7.6.6)	HSDET AUTO DONE	Event
	PDN DONE	Condition

Table 4-33. Interrupt Source Types

Table 4-33. Interrupt Source Types *(Cont.)*

1.Reading this bit following an early LRCK/SM error/no LRCK returns a 1. Subsequent reads return a 0. Valid LRCK transitions or exiting the transmit overflow condition rearms the detection of the corresponding event. See [Table 4-18](#page-72-2) for details.

4.19 FILT+ Operation

FILT+ provides the internal voltage reference for the A/D and D/A converters. When powering-up the codec, FILT+ rises to its operating voltage in less than 10 ms when exiting from Power Down Mode (PDM) state.

If the integrated fractional-N PLL, and/or headset-detection block is enabled while the ADC or headphone interface is disabled when FILT+ is at its operating voltage, FILT+ will start discharging and drop to 0 V.

When the ADC or headphone interface is later enabled, it may take up to 1 second for FILT+ to rise again to its operating voltage. In this scenario, the ADC or headphone interface may begin operation before FILT+ is fully charged, causing unwanted distortion.

To prevent this issue, set PDN_ALL and SPDIF_TX_PDN, and clear PLL_START before applying any recommended power-up sequence.

5 System Applications

This section provides recommended procedures and instruction sequences for standard operations.

5.1 Power-Up Sequence

Note: Set [PDN_ALL](#page-132-0) and [SPDIF_TX_PDN,](#page-162-0) and clear [PLL_START](#page-147-8) before applying any recommended power-up sequence.

[Ex. 5-1](#page-90-1) is the procedure for implementing HP playback from the ASP. This example sequence configures the CS42L42 for SCLK = 12.288 MHz, LRCK = 48 kHz, and TDM playback, in Slave Mode.

Example 5-1. Power-Up Sequence

Example 5-1. Power-Up Sequence *(Cont.)*

Example 5-1. Power-Up Sequence *(Cont.)*

5.2 Power-Down Sequence

[Ex. 5-2](#page-92-0) is the procedure for powering down the HP playback.

Example 5-2. Power-Down Sequence

Example 5-2. Power-Down Sequence *(Cont.)*

5.3 SoundWire Power Sequences

This section provides SoundWire power-up and power-down sequences.

5.3.1 SoundWire Power-Up Sequence

[Ex. 5-3](#page-93-1) is the procedure for implementing ADC record, HP playback, and S/PDIF Tx playback from SoundWire. This sequence configures the CS42L42 for SWIRE_CLK = 12.288 MHz, 48-kHz sample interval rate, and a 64 x 8 SoundWire frame, as described in [Ex. 4-3.](#page-64-0) This example is a minimum configuration specifically for [Ex. 4-3](#page-64-0). Different SWIRE_CLK, sample interval rates, or SoundWire frames may require additional configurations.

Example 5-3. SoundWire Power-Up Sequence *(Cont.)*

Example 5-3. SoundWire Power-Up Sequence *(Cont.)*

5.3.2 SoundWire Power-Down Sequence with Clock Stop

[Ex. 5-4](#page-96-0) powers down ADC record, HP playback, and S/PDIF Tx playback from SoundWire. This example sequence is a minimum configuration specifically for [Ex. 4-3](#page-64-0). This sequence configures the CS42L42 for SWIRE_CLK = 12.288 MHz, 48-kHz sample-interval rate, and 64 x 8 SoundWire frame, as described in [Ex. 4-3](#page-64-0).

Different SWIRE_CLK, sample interval rates, or SoundWire frames may require additional configurations.

If clock stop is not used, omit Steps [10](#page-98-0)[–15](#page-100-0).

This procedure assumes that Bank 1 is the initial active SoundWire register bank.

Example 5-4. SoundWire Power-Down Sequence

Example 5-4. SoundWire Power-Down Sequence *(Cont.)*

5.4 Page 0x30 Read Sequence

The following sequence is required to read from Page 0x30:

- 1. Power up Page 0x30 by clearing bit 7 of register 0x1102.
- 2. Enable Page 0x30 reads by writing the value 0x01 to register 0x1801.
- 3. Perform the read from Page 0x30.

5.5 PLL Clocking

Data-path logic is in the MCLK domain, where SCLK is expected to be 12 or 24 MHz. For clocking scenarios where ASP SCLK is neither 12 nor 24 MHz, the PLL must be turned on to provide the desired internal MCLK. At startup, the system sets the SCLK bypass as default mode and switches to PLL output after it settles. PLL start-up time is a maximum of 1 ms.

5.6 Standby Mode and Headset Clamps

When the CS42L42 enters Standby Mode, headset clamps must first be disabled[—HS_CLAMP_DISABLE](#page-137-3) = 1, see [p. 138](#page-137-3).

5.7 Detection Sequence from Wake

[Ex. 5-5](#page-98-1) is the procedure for implementing automatic headset-type detection from Standby Mode. Following a wake event, the system responds to the WAKE being asserted, the INT pin being asserted, or both (depending on WAKE/INT configuration) by taking the audio device out of Standby Mode, as shown in Steps [1](#page-98-2)[–9.](#page-98-3)

Example 5-5. Headset Type and Load-Detection Sequence *(Cont.)*

Example 5-5. Headset Type and Load-Detection Sequence *(Cont.)*

35 Configure the codec and begin normal operation.

† Indicates bit fields for which the provided values are typical, but are not required for configuring the key functionality of the sequence. In the target application, these fields can be set as desired without affecting the configuration goal of this start-up sequence. The description of [PDN_ALL](#page-132-0) on [p. 133](#page-132-0) describes the interdependency between LATCH_TO_VP and PDN_ALL.

†† Indicates bit fields for which changes do not take effect until LATCH_TO_VP is set.

5.8 VD_FILT/VL ESD Diode

Note the following:

- If VD_FILT is supplied externally, VL must be supplied before VD_FILT.
- If the internal LDO is enabled, it generates VD_FILT from VL.
- If the LDO is disabled (DIGLDO_PDN asserted) and VD_FILT is supplied externally; however, the LDO diode could be forward biased in cases where VD_FILT is supplied first.
- If the LDO is disabled and VD_FILT and VL are respectively powered via separate 1.2- and 1.8-V supplies, it is recommended to have an ESD diode between VD_FILT and VL.

5.9 External Output Switch Considerations

The CS42L42 headset interface can be used with two external switches tying HPOUTA/B to HPSENSA/B, thus using a closed-loop method that enables the headphone amplifier to include the switch impedance in its feedback point. This method can improve output performance if the guidelines listed in [Section 4.4.2](#page-37-0) are followed.

However, if these switches are used, [HP_PDN](#page-131-3) (see [p. 132\)](#page-131-3) must be managed properly. HP_PDN must be set before opening these switches and the switches must be closed before clearing HP_PDN. If the headphone amplifier is still powered up while the switches are open, improper output occurs even if the headphone output is muted.

6 Register Quick Reference

[Table 6-1](#page-103-0) lists the register page addresses for each module. [Section 4.8.9](#page-59-1) describes how the page value maps to the address field (RegAddr[15:0]) for SoundWire read/write commands.

Table 6-1. Register Base Addresses

Notes:

- Default values are shown below the bit field names.
- Default bits marked "x" are reserved or undetermined.
- Fields shown in red are controls that are also located in the VP power supply domain.
- Fields shown in turquoise are status indicators from the VP power supply domain that are selectively raw or sticky.
- Fields shown in orange are affected by the [FREEZE](#page-129-4) bit (see [p. 130](#page-129-4)).

6.1 SoundWire Address Maps

[Table 6-2](#page-104-1) provides the address maps for the SoundWire slave ports.

Table 6-3. Data Port Registers Address Map

1.For real data ports, *n* is in the range 1–3.

6.2 Slave Control Port Registers

6.3 Slave Data Port 1–3, 15 Registers

Port 1 base address = 0x0100; Port 2 base address = 0x0200; Port 3 base address = 0x0300; Port 15 base address = 0x0F00

6.4 Global Registers

6.5 Power-Down and Headset-Detect Registers

6.6 Clocking Registers

6.7 Interrupt Registers

6.8 Fractional-N PLL Registers

6.9 HP Load Detect Registers

6.10 Headset Interface Registers

6.11 Headset Bias Registers

6.12 ADC Registers

6.13 DAC Registers

6.14 HP Control Registers

6.15 Class H Registers

6.16 Mixer Volume Registers

6.17 Equalizer Registers

6.18 AudioPort Interface Registers

6.19 SRC Registers

6.20 DMA Registers

6.21 S/PDIF Registers

6.22 Serial Port Transmit Registers

6.23 Serial Port Receive Registers

6.24 ID Registe[rs](#page-136-4)

7 Register Descriptions

The tables in this section give bit assignments, definitions, and default states after power-up or reset. Reserved register fields must maintain default states. [Section 6](#page-103-0) describes the red, turquoise, and orange indicators.

7.1 SoundWire Control Port 0 Registers

7.1.1 SCP Interrupt Status 1 Address Base + 0x40 Address Base + 0x40

7.1.2 SCP Interrupt Mask 1 *Address Base + 0x41*

7.1.3 SCP Control *CONTROL CONTROL* **Address Base + 0x44**

7.1.4 SCP System Control Address Base + 0x45

7.1.5 SCP Device Number Address Base + 0x46

Note: This register can be written only if SoundWire slave has enumeration on. See note in [Section 7.1.8](#page-120-0).

7.1.6 SCP Device ID 0 Address Base + 0x50 7 6 5 4 3 2 1 0 SOUNDWIRE_[VERSION \(Devic](#page-155-3)eID[47:44]) | INSTANCE (DeviceID[43:40]

R/O Default| 0 0 0 0 0 | 0 0 x x x

Note: A read of this register puts the SoundWire Slave in the Enumeration ON State. If enumeration is ON, reads of the SCP device ID registers return the Device ID values and writes to the SCP device number register are allowed. If enumeration is OFF, reads of the device ID registers return a zero and writes to the SCP device number register do not complete. If a bus clash is detected while the device ID read data is placed on the SoundWire bus, the SoundWire slave drops out of enumeration [\(enume](#page-136-7)ration turns OFF) and remaining bits of the read operation return zero.

7.1.7 SCP Device ID 1 *Address Base + 0x51*

ID[15:8] enumeration is ON. A zero is returned if enumeration is OFF. If enumeration goes OFF due to a SoundWire bus clash in the [middle](#page-135-4) [of a read, a](#page-136-4) partial value may be returned.

7.1.8 SCP Device [ID 2](#page-137-4) Address Base + 0x52

7.1.9 SCP Device ID 3 Address Base + 0x53

(DeviceID[15:8]) Enumeration ON state. A zero value is returned if enumeration is OFF. If enumeration goes OFF due to a SoundWire bus clash in the middle of a read, a partial value may be returned. Part ID = 4242

7.1.11 SCP Device ID 5 Address Base + 0x55

7.1.12 SCP Frame Control Address Base + 0x60

Address Base + 0x70 (Banked)

Note: A write to this register in the inactive bank triggers bank switch at the end of the current frame. A write to the Bank 0 register can trigger a bank switch to Bank 0. A write to the Bank 1 register can trigger a bank switch to Bank 1.

7.1.13 General Interrupt Status 1 *Address Base + 0xC0*

7.1.14 General Interrupt Mask 1 *Address Base + 0xC1* **Address Base + 0xC1**

7.1.15 General Interrupt Status 2 *Address Base + 0xC2 Address Base + 0xC2*

7.1.16 General Interrupt Mask 2 *Address Base + 0xC3 Address Base + 0xC3*

7.1.17 Memory Access Status *Address Base + 0xD0*

7.1.18 Memory Access Control *Address Base + 0xD1* **Address Base + 0xD1**

7.1.19 Me[mory Access Tim](#page-142-3)eout Address Base + 0xD2

7.1.20 Memory Read Last Addre[ss 0 and](#page-135-5) 1 *Address Base + 0xD4*

7.1.21 Memory Read Data Address Base + 0xD8

7.2 SoundWire Data Port (1–3) Descriptions

The registers in this section are replicated for each enabled data port enabled via the SW_NUM_PORTS RTL parameter. The "n" in "DP*n*" represents the appropriate port number (1–3; see [Table 4-10](#page-59-0) for port mappings).

7.2.1 DP*n* **Interrupt Status Address Base + 0x00**

CIRRUS LOGIC[®]

7.2.2 DP*n* **Interrupt Mask Address Base + 0x01**

7.2.3 DP*n* **Port Control Address Base + 0x02**

7.2.4 DP*n* **Block Control 1 Address Base + 0x03**

7.2.5 DP*n* **Prepare Status Address Base + 0x04**

After PREPARE_CHANNELx is cleared, if NOT_FINISHED_CHANNELx = 1, the channel is not finished with the transition to deprepared state. A 0 indicates that the channel has finished any internal process to be deprepared.

7.2.6 DP*n* **Prepare Control Address Base + 0x05**

7.2.7 DP*n* **Channel Enable Address Base + 0x20 Address Base + 0x30 (Banked)**

7.2.8 DP*n* **Sample Control 1 Address Base + 0x22**

7.2.9 DPn Sample Control 2

7.2.10 DP*n* **Offset Control 1 Address Base + 0x24**

Address Base + 0x34 (Banked)

7.2.11 DP*n* **Offset Control 2 Address Base + 0x25 Address Base + 0x25**

7.2.12 DP*n* **Horizontal Control ***CONTROL CONTROL CONTROL CONTROL CONTROL Address Base + 0x26*

7.3 Global Registers

7.3.5 Freeze Control Address 0x1006

7.3.6 Serial Port SRC Control Address 0x1007 Address 0x1007

7.3.7 MCLK Status Address 0x1008

7.3.8 MCLK Control Address 0x1009

7.3.9 Soft Ramp Rate Address 0x100A

R/W| 7 6 5 4 | 3 2 1 0 ASR_RATE $\qquad \qquad \vert$ DSR_RATE Default| 1 0 1 0 | 0 1 0 0 0 **Bits Name** Description $7:4$ ASR RATE Analog soft-ramp rate (number of Fs periods between steps). Selects the soft ramp rate for all analog volumes. Step size = 1 dB or 2 dB for HPOUTx. See [Section 4.4.4](#page-38-0) for details. 0000 1 0001 2 0010 4 0011 6 0100 8 0101 11 0110 12 0111 16 1000 22 1001 24 1010 (Default) 33 1011 36 1100 44 1101 48 1110 66 1111 72 3:0 DSR_ **RATE** Digital soft-ramp rate (number of Fs periods between steps). Selects soft ramp rate for all digital volumes. Step size = 0.125 dB. 0000 1 0001 2 0010 4 0011 6 0100 (Default) 8 01011 0110 12 0111 16 1000 22 1001 24 1010 33 1011 36 1100 44 1101 48 1110 66 1111 72

7.3.10 Slow Start Enable Address 0x100B Address 0x100B

7.3.11 I2C Debounce Address 0x100E

7.4 Power Down and Headset Detects

7.4.1 Power Down Control 1 Address 0x1101 Address 0x1101

7.4.2 Power Down Control 2 *Address 0x1102*

7.4.3 Power Down Control 3 Address 0x1103 Address 0x1103

7.4.4 Ring Sense Control 1 Address 0x1104 Address 0x1104

7.4.5 Ring Sense Control 2 Address 0x1105 Address 0x1105

7.4.6 Oscillator Switch Control Address 0x1107 Address 0x1107

7.4.7 Oscillator Switch Status **Address 0x1109 Address 0x1109**

7.4.8 Ring Sense Control 3 Address 0x1112

001 125 ms

011 (Default) 500 ms

101 1.0 s

111 1.5 s

7.4.9 • Tip Sense Control 1 Address 0x1113

7.4.10 Tip Sense/Ring Sense Indicator Status Address 0x1115 Address 0x1115

7.4.11 Headset Detect Control 1 Address 0x111F

7.4.12 Headset Detect Control 2 Address 0x1120 Address 0x1120

7.4.13 Headset Switch Control Address 0x1121 Address 0x1121

7.4.14 Headset Detect Status Address 0x1124

R/W| 7 6 5 4 | 3 2 1 0 HS_CLAMP_DISABLE Default 0 0 0 0000 0 **Bits** Name Description 7:1 — Reserved 0 HS CLAMP **DISABLE** Headset clamp disable. Clamping devices suppress ground-noise when connecting to an external amplifier and the CS42L42 is powered down. [Section 5.6](#page-97-0) gives a programming example. This bit is affected by [LATCH_TO_VP](#page-151-5) (see [p. 152\)](#page-151-5). 0 (Default) HS clamps are connected and provide ground-noise suppression

1 HS clamps are disconnected and no ground-noise suppression available

7.5 Clocking Registers

7.5.1 MCLK Source Select Address 0x1201 R/W| 7 6 5 4 3 2 1 0 MCLKDIV | MCLK SRC SEL Default 0000000 0 **Bits** Name Description

7.5.2 S/PDIF Clock Configuration Address 0x1202 Address 0x1202

7.5.3 FSYNC Pulse Width, Lower Byte Address 0x1203 Address 0x1203

7.5.4 FSYNC Pulse Width, Upper Byte Address 0x1204 Address 0x1204

7.5.5 FSYNC Period, Lower Byte Address 0x1205 Address 0x1205

7.5.6 FSYNC Period, Upper Byte Address 0x1206 Address 0x1206

7.5.7 ASP Clock Configuration 1 Address 0x1207 Address 0x1207

7.5.8 ASP Frame Configuration Address 0x1208 Address 0x1208

7.5.9 FS Rate Enable Address 0x1209

7.5.10 Input ASRC Clock Select Address 0x120A Address 0x120A R/W| 7 6 5 4 | 3 2 1 0 CLK_IASRC_SEL Default 00000000 **Bits** Name **Description** 7:2 — Reserved 1:0 CLK_IASRC_ SEL Input ASRC clock select. Selects input ASRC MCLK_{INT} frequency. See [Section 4.11](#page-75-0) for programming details.
00 (Default) 6 MHz 01 12 MHz 10 24 MHz 11 Reserved 00 (Default) 6 MHz **7.5.11 Output ASRC Clock Select Address 0x120B Address 0x120B**

7.5.12 PLL Divide Configuration 1 Address 0x120C Address 0x120C

00 (Default) Divide by 1 01 Divide by 2 10 Divide by 4 11 Divide by 8

7.6 Interrupt Registers

PRED_{IV}

7.6.1 ADC Overflow Interrupt Status Address 0x1301 Address 0x1301

7.6.2 Mixer Interrupt Status Address 0x1302 Address 0x1302

7.6.3 SRC Interrupt Status Address 0x1303

7.6.4 ASP RX Interrupt Status Address 0x1304 Address 0x1304

7.6.5 ASP TX Interrupt Status Address 0x1305 Address 0x1305

7.6.6 Codec Interrupt Status Address 0x1308 Address 0x1308

7.6.7 Detect Interrupt Status 1 **Address 0x1309 Address 0x1309**

1.This bit is affected by [EVENT_STATUS_SEL](#page-152-4) (see [p. 153](#page-152-4)). It is active only if [TIP_SENSE_CTRL](#page-150-3) [\(p. 151\)](#page-150-3) is configured so the tip-sense circuit is powered up. If the system is configured for standby operation, the sticky version of this bit (that also accounts for events that occurred during standby) can be read back after a wake event. Use EVENT_STATUS_SEL to retrieve this bit's information under that scenario.

7.6.8 Detect Interrupt Status 2 **Address 0x130A**

1. This bit is active only if [DETECT_MODE](#page-151-6) (see [p. 152](#page-151-6)) is set so the short-detection circuit is active. If the system is configured for standby operation, the sticky version of this bit (which accounts for events that occurred during standby) can be read back after a wake event. Use EVENT_STATUS_ SEL to retrieve this bit's information under that scenario.

7.6.9 SRC Partial Lock Interrupt Status Address 0x130B Address 0x130B

7.6.10 VP Monitor Interrupt Status Address 0x130D Address 0x130D R/O| 7 6 5 4 | 3 2 1 0 VPMON_TRIP Default| 0 0 0 0 0 0 0 0 x **Bits** Name Description 7:1 — Reserved 0 VPMON_TRIP VP monitor interrupt. If the VP power supply falls below 2.6 V, this bit is set. See [Section 4.15.1](#page-83-0) for details. 0 No interrupt 1 Interrupt detected

7.6.11 PLL Lock Interrupt Status Address 0x130E

7.6.12 Tip/Ring Sense Plug/Unplug Interrupt Status Address 0x130F

0 No interrupt 1 Interrupt detected

7.6.13 ADC Overflow Interrupt Mask Address 0x1316 Address 0x1316

7.6.14 Mixer Interrupt Mask Address 0x1317

7.6.15 SRC Interrupt Mask Address 0x1318 Address 0x1318

7.6.16 ASP RX Interrupt Mask Address 0x1319 Address 0x1319

7.6.17 ASP TX Interrupt Mask Address 0x131A

7.6.18 Codec Interrupt Mask Address 0x131B Address 0x131B

R/W| 7 6 5 4 3 2 1 0 M_HSDET_AUTO_DONE M_PDN_DONE Default 000000 1 1

7.6.19 SRC Partial Lock Interrupt Mask Address 0x131C Address 0x131C

R/W| 7 6 5 4 | 3 2 1 0 — M_DAC_UNLK M_ADC_UNLK — M_DAC_LK — M_ADC_LK Default 01111111

7.6.20 VP Monitor Interrupt Mask Address 0x131E R/W| 7 6 5 4 3 2 1 0 M_VPMON_TRIP Default 0000000 1 **Bits** Name Description 7:1 — Reserved 0 M VPMON_ TRIP VP monitor mask. 0 Unmasked. Unmask/enable this bit only when VP exceeds the detection voltage threshold; applicable to power-up conditions or if VP is not at its steady-state voltage. 1 (Default) Masked **7.6.21 PLL Lock Mask Address 0x131F** R/W| 7 6 5 4 3 2 1 0 — M_PLL_LOCK Default 0000000 1

7.6.22 Tip/Ring Sense Plug/Unplug Interrupt Mask Address 0x1320 Address 0x1320

7.7 Fractional-N PLL Registers

7.7.2 PLL Division Fractional Bytes 0–2 Address 0x1502–0x1504

 $7:0$ PLL DIV $FRAC[23:16]$ PLL fractional portion of divide ratio MSB; e.g., 0xFF means (2⁻¹ + 2⁻² + ...+2⁻⁸). See [Section 4.7.3](#page-48-0) for details. 0000 0000 (Default)

7.7.3 PLL Division Integer *Address 0x1505*

7.7.4 PLL Control 3 Address 0x1508

7.7.5 PLL Calibration Ratio Address 0x150A

7.7.6 PLL Control 4 Address 0x151B

7.8 HP Load-Detect Registers

7.8.1 Load-Detect R/C Status **Address 0x1925** Address 0x1925

7.8.2 HP Load Detect Done *Address 0x1926*

7.8.3 HP Load Detect Enable Address 0x1927

1 Enabled

7.9 Headset Interface Registers

7.9.1 HSBIAS Sense and Hi-Z Autocontrol Address 0x1B70

7.9.2 Wake Control Address 0x1B71

1. This bit can be changed only if [LATCH_TO_VP](#page-151-0) is enabled (see [p. 152](#page-151-0)).

2. Before unmasking status, pending wake events must be cleared via WAKEB_CLEAR. They are also cleared when deactivating and then reactivating the relevant mode using [DETECT_MODE](#page-151-1) (see [p. 152](#page-151-1)). A powered-down device using the CS42L42 does not respond to the associated detect wake event.

7.9.3 ADC Disable Mute Address 0x1B72

7.9.4 Tip Sense Control 2 Address 0x1B73

7.9.5 Miscellaneous Detect Control Address 0x1B74 Address 0x1B74

1.This bit can be updated only if [LATCH_TO_VP](#page-151-0) is enabled.

7.9.6 Mic Detect Control 1 Address 0x1B75

7.9.7 Mic Detect Control 2 **Address 0x1B76 Address 0x1B76**

7.9.8 Detect Status 1 **Address 0x1B77**

7.9.9 Detect Status 2 Address 0x1B78

7.9.10 Detect Interrupt Mask 1 Address 0x1B79 Address 0x1B79

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in [Section 4.18](#page-87-0).

7.9.11 Detect Interrupt Mask 2 Address 0x1B7A Address 0x1B7A

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in [Section 4.18](#page-87-0).

7.10 Headset Bias Registers

7.10.1 Headset Bias Control Address 0x1C03 Address 0x1C03

7.11 ADC Registers

7.11.1 ADC Control *Address 0x1D01*

7.11.2 ADC Soft-Ramp Enable Address 0x1D02 Address 0x1D02

7.11.3 ADC Volume Address 0x1D03

7.11.4 ADC Wind-Noise Filter and HPF Address 0x1D04 Address 0x1D04

7.12 DAC Control Registers

7.12.1 DAC Control 1 Address 0x1F01

7.12.2 DAC Control 2 Address 0x1F06

7.13 HP Control Register

7.13.1 HP Control Address 0x2001

7.14 Class H Register

7.14.1 Class H Control Address 0x2101

7.15 Mixer

7.15.2 Mixer ADC Input Volume Address 0x2302 Address 0x2302

7.15.3 Mixer Channel B Input Volume Address 0x2303 Address 0x2303

7.16 Equalizer

7.16.1 Equalizer Filter Coefficient Input 0-3 **Address 0x2401-0x2404**

7.16.2 Equalizer Filter Coefficient Read/Write Address 0x2406 Address 0x2406

7.16.3 Equalizer Filter Coefficient Output 0–3 Address 0x2407–0x240A

7.16.4 Equalizer Initialization Status Address 0x240B

7.16.5 Equalizer Start Filter Control Address 0x240C Address 0x240C

7.16.6 Equalizer Input Mute Control Address 0x240E Address 0x240E

EQ MUTE

7.17 AudioPort Interface Registers

7.17.1 Serial Port Receive Channel Select Address 0x2501 Address 0x2501

7.17.2 Serial Port Receive Isochronous Control Address 0x2502 Address 0x2502

7.17.3 Serial Port Receive Sample Rate Address 0x2503 Address 0x2503

7.17.4 S/PDIF Channel Select Address 0x2504 Address 0x2504

7.17.5 Serial Port Transmit Isochronous Control Address 0x2505 Address 0x2505

R/W| 7 6 5 4 | 3 2 1 0 $-$ SP_TX_RSYNC SP_TX_NSB_POS SP_TX_NFS_NSBB SP_TX_ISOC_MODE Default| 0 0 0 0 0 | 0 1 0 0 0

7.17.6 Serial Port Transmit Sample Rate Address 0x2506 Address 0x2506

7.19 DMA Registers

7.19.1 Soft Reset Reboot Address 0x2701 R/W| 7 6 5 4 3 2 1 0 SFT_RST_REBOOT Default 000111 0 0 **Bits** Name Description 7:2 — Reserved 1 SFT RST **REBOOT** Software reset reboot 0 (Default) Not initiated 1 Forces an internal configuration reboot to occur after a SoundWire reset. Reinitializes internal settings of the device. This must be done if a SoundWire reset has occurred. See [Table 4-29.](#page-86-0) 0 — Reserved

7.20 S/PDIF

7.20.1 S/PDIF Control 1 Address 0x2801

7.20.2 S/PDIF Control 2 Address 0x2802 Address 0x2802

7.20.3 S/PDIF Control 3 Address 0x2803

7.20.4 S/PDIF Control 4 Address 0x2804 Address 0x2804

7.21 Serial Port Register Transmit Registers

7.21.1 ASP Transmit Size and Enable Address 0x2901 Address 0x2901 R/W| 7 6 5 4 | 3 2 1 0

0 (Default) Not enabled (Hi-Z)

1 Enabled (driven)

TX_ EN

7.21.2 ASP Transmit Channel Enable Address 0x2902 Address 0x2902

7.21.3 ASP Transmit Channel Phase and Resolution Address 0x2903 Address 0x2903

7.21.4 ASP Transmit Channel 1 Bit Start MSB Address 0x2904 Address 0x2904

7.21.5 ASP Transmit Channel 1 Bit Start LSB Address 0x2905 Address 0x2905

7.21.6 ASP Transmit Hi-Z and Delay Configuration Address 0x2906

7.21.7 ASP Transmit Channel 2 Bit Start MSB Address 0x290A Address 0x290A

CH2_ST_MSB phase lag).

7.21.8 ASP Transmit Channel 2 Bit Start LSB Address 0x290B Address 0x290B

7.22 Serial Port Receive Registers

7.22.1 ASP Receive Enable Address 0x2A01

0 ASP_RX0_CH2_ BIT_ST_MSB ASP receive DAI0 Channel 2 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK edge + phase lag).

7.22.7 ASP Receive DAI0 Channel 2 Bit Start LSB Address 0x2A07 Address 0x2A07

7.22.8 ASP Receive DAI0 Channel 3 Phase and Resolution Address 0x2A08

7.22.9 ASP Receive DAI0 Channel 3 Bit Start MSB Address 0x2A09

7.22.10 ASP Receive DAI0 Channel 3 Bit Start LSB Address 0x2A0A

7.22.11 ASP Receive DAI0 Channel 4 Phase and Resolution Address 0x2A0B

7.22.12 ASP Receive DAI0 Channel 4 Bit Start MSB Address 0x2A0C

7.22.13 ASP Receive DAI0 Channel 4 Bit Start LSB Address 0x2A0D Address 0x2A0D

7.22.14 ASP Receive DAI1 Channel 1 Phase and Resolution Address 0x2A0E

7.22.15 ASP Receive DAI1 Channel 1 Bit Start MSB Address 0x2A0F

7.22.16 ASP Receive DAI1 Channel 1 Bit Start LSB Address 0x2A10

7.22.17 ASP Receive DAI1 Channel 2 Phase and Resolution Address 0x2A11

7.22.18 ASP Receive DAI1 Channel 2 Bit Start MSB Address 0x2A12 Address 0x2A12

0 ASP_RX1_CH2_ BIT_ST_MSB ASP receive DAI1 Channel 2 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK edge + phase lag)

7.22.19 ASP Receive DAI1 Channel 2 Bit Start LSB Address 0x2A13

7.23 ID Registers

8 PCB Layout Considerations

The following sections provide general guidelines for PCB layout to ensure the best performance of the CS42L42.

8.1 Power Supply

As with any high-resolution converter, to realize its potential, the CS42L42 requires careful attention to power supply and grounding arrangements. [Fig. 2-1](#page-9-0) and [Fig. 2-2](#page-10-0) show the recommended power arrangements, with VA and VCP connected to clean supplies. VL, which powers the digital circuitry, may be run from the system logic supply. Alternatively, VL may be powered from the analog supply via a ferrite bead. In this case, no additional devices should be powered from VL.

8.2 Grounding

Note the following:

- Extensive use of power and ground planes, ground-plane fill in unused areas, and surface-mount decoupling capacitors are recommended.
- Decoupling capacitors should be as close as possible to the CS42L42 pins.
- To minimize inductance effects, the low-value ceramic capacitor must be closest to the pin and mounted on the same side of the board as the CS42L42.
- To avoid unwanted coupling into the modulators, all signals, especially clocks, must be isolated from the FILT+ pin.
- The FILT+ capacitor must be positioned to minimize the electrical path from the pin to GNDA.
- The +VCP_FILT and –VCP_FILT capacitors must be positioned to minimize the electrical path from each respective pin to GNDCP.

8.3 QFN Thermal Pad

The CS42L42 comes in a compact QFN package, the underside of which reveals a large metal pad that serves as a thermal relief to provide maximum heat dissipation. This pad must mate with a matching copper pad on the PCB and must be electrically connected to ground. A series of vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers. For best performance in split-ground systems, connect this thermal to GNDA.

9 Plots

9.1 Digital Filter Response

9.1.1 Highpass Filter—ADC

9.1.2 Highpass Filter—DAC

9.1.3 ADC, Notch Filter Disabled

9.1.4 ADC, Notch Filter Enabled

Figure 9-10. Passband—ADC, Notch Enabled Figure 9-11. Stopband—ADC, Notch Enabled

Figure 9-12. Transition Band—ADC, Notch Enabled Figure 9-13. Phase Response—ADC, Notch Enabled

9.1.5 DAC to HP, Fsint = 44.118 kHz, MCLK = 136 x LRCK

Figure 9-16. Transition Band—DAC, Fsint = 44.118 kHz Figure 9-17. Transition Band (Detail)—DAC,

Figure 9-18. Phase Response—DAC, Fsint = 44.118 kHz

Figure 9-14. Passband—DAC, Fsint = 44.118 kHz Figure 9-15. Stopband—DAC, Fsint = 44.118 kHz

Fsint = 44.118 kHz

9.1.6 DAC to HP, Fsint = 48.000 kHz, MCLK = 125 x LRCK

Figure 9-19. Passband—DAC, Fsint = 48.000 kHz Figure 9-20. Stopband—DAC, Fsint = 48.000 kHz

Figure 9-21. Transition Band—DAC, Fsint = 48.000 kHz Figure 9-22. Transition Band (Detail)—DAC,

Figure 9-23. Phase Response—DAC, Fsint = 48.000 kHz

Fsint = 48.000 kHz

9.1.7 x_SDOUT and x_SDIN ASRC, FsINT = 48 kHz

Figure 9-24. Passband—ASRC, Notch Disabled Figure 9-25. Stopband—ASRC, Notch Disabled

Figure 9-26. Transition Band—ASRC, Notch Disabled Figure 9-27. Phase Response—ASRC, Notch Disabled

9.2 Windnoise Filter Responses

Figure 9-31. Windnoise Filter Delay

Frequency (normalized to Fs)

0.0005 0.005 0.05 0.5

0

20

40

9.3 HSBIAS Current Sense vs. VP Voltage per Trip Setting

Figure 9-32. HS Bias Current Sense vs. VP Voltage for Each Trip Setting (HS BIAS = 2-V Mode)

10 Package Dimensions

10.1 WLCSP Package Dimensions

Notes:

- Dimensioning and tolerances per ASME Y 14.5M–1994.
- The Ball A1 position indicator is for illustration purposes only and may not be to scale.
- Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder-ball diameter, parallel to primary Datum Z.

Table 10-1. WLCSP Package Dimensions

Dimension	Millimeters		
	Minimum	Nominal	Maximum
A	0.443	0.474	0.505
A ₁	0.148	0.174	0.200
A2	0.284	0.300	0.316
м	BSC	2.100	BSC
N	BSC	2.100	BSC
b	0.225	0.250	0.300
C	REF	0.272	REF
d	REF	0.272	REF
e	BSC	0.350	BSC
X	2.614	2.644	2.674
v	2.614	2.644	2.674
$ccc = 0.015$ $ddd = 0.015$			

Note: Controlling dimension is millimeters.

10.2 QFN Package Dimensions

11 Thermal Characteristics

1.Thermal setup:

Still air @ maximum allowed ambient temperature

JEDEC 2s2p printed wiring board (JEDEC Standard JESD51-11, June 2001)

Size: 114.5 x 101.5 x 1.6 mm

12 Ordering Information

13 References

- *ï MIPI SoundWire Specification, Version 1.0.*
- International Electrotechnical Commission, IEC60958-3 Digital Audio Interface-Consumer, http://www.ansi.org/
- NXP Semiconductors, UM10204 Rev. 06, April 2014, *The I2C-Bus Specification and User Manual*, http:// www.nxp.com
- JEDEC Solid State Technology Association, *Guidelines for Reporting and Using Electronic Package Thermal Information*, *JEDEC Standard No. 51-12.01*, November 2012, http://www.jedec.org/

14 Revision History

Table 14-1. Revision History

Important: Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find the one nearest you, go to [www.cirrus.com.](http://www.cirrus.com)

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN
PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY
SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products
described herein. No license to any technology or intellectual propert constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein
only for use within your organization with respect to Cirru alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to
other copying such as copying for general distribution, adver is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No
responsibility is assumed by Cirrus Logic for the use of inform

Copyright © 2014–2019 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.

MIPI and SoundWire are registered marks of MIPI Alliance, Inc.