RICHTEK

TFT LCD Integrated Power Module for Automotive

General Description

The RTQ6749 is an I2C interface programmable power management IC. The IC includes two synchronous boost converters for PAVDD and VGH, one synchronous NAVDD buck-boost, one VGL charge pump, one high performance VCOM with 8-bit Calibrator and one RESET voltage detector. With available in a WQFN-32L 5x5 package, this device is suitable for automotive TFT-LCD panel.

The IC can operate from 2.5V to 5.5V input voltages. High switching frequency operation prevent that the switching noise to interfere AM band. Current-limit functions are provided for all internal- switch converters, and output-fault shutdown protects all converters against output-fault conditions, and output the FAULT signal to communicate with automotive computer. Programmable soft-start functions for all output voltage to limit input inrush current during startup.

Ordering Information

RTQ6749口口-QT-A2

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

.

RTQ6749GQW-QT : Product Number YMDNN : Date Code

Features

- **2.5V to 5.5V Input Supply Voltage**
- **I2C Interface**
- **Power-on and Power-off Sequence Free**
- **PAVDD Programmable Output Voltage 5V to 7.3V**
- **PAVDD Output Current Capability up to 200mA**
- **NAVDD Programmable Output Voltage** −**5V to** −**7.3V**
- **NAVDD Output Current Capability up to 200mA**
- **VGH Programmable Output Voltage 7V to 30V**
- **VGH Output Current Capability up to 60mA**
- **VGH Output Voltage Temperature Compensation**
- **VGL Programmable Output Voltage** −**6V to** −**18V**
- **VGL Output Current Capability up to 60mA**
- **VCOM 8bits Programmable Output Voltage**
- **Outputs Power-off Discharge Function**
- **Programmable Voltage Detector**
- **AEC-Q100 Grade 2 Qualified**
- **Built in UVLO, UVP, OVP, SCP and OTP Protection**

Applications

Infotainment LCD panel

Pin Configuration

(TOP VIEW)

WQFN-32L 5x5

Typical Application Circuit

Figure 1. Typical Application Circuit with Internal Topology of VGL (PAVDD<|VGL|<PAVDD+|NAVDD|)

Figure 2. Typical Application Circuit with Internal Topology of VGL (|VGL|<PAVDD)

Figure 3. Typical Application Circuit with External Topology of VGL (|VGL|>PAVDD+|NAVDD|)

RTQ6749-QT-A2

Figure 4. NAVDD Power Sequence Leading VGL Application Circuit with External Topology of VGL (PAVDD<|VGL|<PAVDD+|NAVDD|)

Figure 5. NAVDD Power Sequence Leading VGL and VGL Discharge Function Enabling Application Circuit with External Topology of VGL (PAVDD<|VGL|< 2 x PAVDD)

RTQ6749-QT-A2

Figure 6. Typical Application Circuit with VIN > 4V Application

RICHTEK

Table 1. VGL Application Condition with Circuit

Timing Diagram

Figure 8. Power Sequence with Normal Power-Off

Figure 9. Power Sequence with NAVDD leading VGL (External Topology)

Note 1. Before IC power-up, the output voltage of each channel will be detected. If the one of outputs voltage is not below the SCP level, IC will wait the output voltage fall below the SCP level, then power up with sequence.

Functional Pin Description

Functional Block Diagram

RICHTEK

Hecommended Operating Conditions (Note 5)

Electrical Characteristics

(VIN1 = 2.5V to 5.5V, $T_A = -40^{\circ}C$ to 105°C, unless otherwise specified)

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DSQ6749-QT-A2-02 June 2022

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DSQ6749-QT-A2-02 June 2022 www.richtek.com

Note 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- **Note 3.** θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.
- **Note 4.** Devices are ESD sensitive. Handling precautions are recommended.
- **Note 5.** The device is not guaranteed to function outside its operating conditions.
- **Note 6.** Limits apply to the recommended operating temperature range of −40°C to 105°C, unless otherwise noted. Minimum and maximum limits are verified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_A = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $VIN1 = 2.5V$ to 5.5V.
- **Note 7.** In applications where high power dissipation or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (T_{J-MAX} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to-ambient thermal resistance of the part/package in the application (RθJA), as given by the following equation: T_A -MAX = T_J -MAX - $(R\theta_JA \times P_D$ -MAX).

Typical Operating Characteristics

PAVDD Output Voltage vs. Output Current

VGH Output Voltage vs. Output Current

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DSQ6749-QT-A2-02 June 2022 www.richtek.com

RICHTEK

Power Off with Normal-Off

Power Off with Sequence-Off

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.		
www.richtek.com	DSQ6749-QT-A2-02 June 2022	

18

Applications Information

The RTQ6749 is an integrated solution for automotive TFT LCD panel, including PMIC and memory system. The RTQ6749 application mechanism is introduced in later sections. The RTQ6749's slave address is 1101011.

PMIC - Power management system provides 2 syncboost converters for PAVDD and VGH, one synchronous inverting converter for NAVDD, one negative charge-pump for VGL, and one operational amplifier for VCOM. Power-On and Power-Off sequences are control by EN input pin. Detail time sequence control is described in "Timing Diagram". The ²C interface can program each output channel as well as sequence control and voltage setting.

Switching Frequency Setting

The each channel switching frequency is set by the I²C interface. It has a 2-bit register as 4 steps, the setting options are 600kHz, 800kHz, 1MHz and 2.2MHz. The switching frequency default value is 600kHz (0x00). Please refer to the register map for details.

Under Voltage Protection (UVP)

The RTQ6749 equip a fault conditions to shut down IC. Once the output voltage is below the 70% output voltage, the internal timer starts counting and the fault condition continued about 50ms, the IC will shut down. After the UVLO or EN started again, the fault protection would be released. The protection start detecting at the soft-start finish of the outputs channel, the voltage of outputs has to large than the UVP level after soft-start finish and within 50ms. And an option is provided for user to enable or disable, the option can set by the register 14h[1].

Short Circuit Protection (SCP)

The RTQ6749 equip a fault conditions to shut down IC. In the power-on sequence, before the each channel power-up, the outputs voltage of each channel have to smaller than the SCP level of the channel. Or IC would wait the all of outputs voltage fall below the SCP level, then do the power-on sequence as the Figure 10 shown. The PAVDD SCP 2 of PAVDD is 1.26V(typ) before PAVDD Soft-start, after soft-start finish the SCP will

become 30% of voltage setting. the other channels are the 30% of voltage setting. The judgement point of the output voltage below SCP is from UVLO R and plus 1ms.

Figure 10. The Power-up Limitation of The Outputs Voltage must below the SCP level

In PAVDD pre-charge stage, the PAVDD SCP will be also checked after PAVDD power-on delay counting finish and plus 4ms. The SCP function also work during the soft-start period. If the PAVDD voltage is below the PAVDD_SCP_2 (1.26V_typ), IC will be protected at the delay counting finish and plus 4ms as the point "c" in the Figure 11 shown.

The pre-charging finish is going to judge the difference between PAVDD and VIN. When the difference is smaller than 0.2V(typ) that will be judged to pre-charge finished, and entry the soft-start stage. The SCP of the other channels is enabled after the soft-start of the channels is finished.

In another one case, If the PAVDD voltage is above PAVDD SCP 2, but not satisfy the condition of precharging finish. Then IC will keep in pre-charge stage, until the condition is satisfied and then to entry soft-start stage as the Figure 12 shown.

Once the output voltage is below the 30% output voltage during operation stage, the high/low side MOSFET will stop switching immediately as the point "a" in the Figure 13 shown. The other channels will be stopped switching after 100us and the FAULT pin go low as the point "b".

After the UVLO or EN started again, the protection would be released. There is an option as 14h[0] for user to disable or enable this function. the first PAVDD SCP 2 detection during new power on in

RICHTEK

Figure 10 cannot be disable by 14h[0].

Figure 11. SCP Mechanism at PAVDD pre-charge when PAVDD with the Abnormal Heavy Load

Figure 12. SCP Mechanism when PAVDD between SCP Level and Pre-charge Finish

Over Temperature Protection (OTP)

The RTQ6749 equips an over temperature protection (OTP) to prevent the excessive power dissipation from overheating. The OTP will shut down switching operation while junction temperature exceeds approximately 150°C. All of output channel starting work while junction temperature is cooled by approximately 20°C. Prevent the maximum junction temperature over around 150℃ and maintain continuous operation. The protection provided an option for user to enable or disable, the option can set by the register 14h[2].

PAVDD Synchronous Boost Converter

The PAVDD synchronous Boost converter is high efficiency PWM architecture with programmable switching frequency. It performs fast transient responses to meet the requirement of source driver supplies for TFT-LCD display. The high operation frequency can prevent that switching frequency influence AM band range. The output voltage is controlled by a 6-bit register with 47 steps. The error amplifier varies the COMP voltage by sensing the PAVDD pin to regulate the output voltage.

PAVDD Slew Rate Setting

The PAVDD LX falling slew rate can be controlled by I²C interface, to optimize the efficiency and EMI performance. The adjustable options are slowest, slow, normal and fast. The default value is normal option. Please refer to the register map for details.

PAVDD Output Voltage Setting

The PAVDD output voltage is set by I^2C interface. User can write the 00h[5:0] register to set PAVDD output voltage. It has 6 bits for output voltage adjustable, the setting range is from 5V to 7.3V, and each voltage step is about 50mV. The default voltage of PAVDD is 6.7V(0x22). Please refer the register map for detail on how to adjust the output voltage.

PAVDD Soft-start time Setting

The PAVDD soft-start time could be adjusted by the register 08h[2:0]. There are 3 bits and 8 steps. The softstart time setting range is from 5ms to 40ms, and each step is about 5ms. The soft-start time default value is 10ms (0x01). The soft- start mechanism is following the reference voltage to soft-start, the soft-start starting point is from the slope of the soft-start down to the point of crosses 0V. The soft-start finish point is PAVDD output voltage ready. Please refer to Figure 7 and register map for details.

PAVDD Power-on Delay Time Setting

The PAVDD power-on delay time is adjustable by I^2C interface. There are 16 steps within 3 bits register of 07h. The delay time setting range is from 0ms to 75ms, and each steps time is about 5ms. The delay time default value is 5ms (0x01). The delay time is from the MTP load data finish to PAVDD output voltage starting rising. Please refer the Figure 7, and register map for detail.

PAVDD Current Limit

The RTQ6749 can limit the peak current to achieve over-current protection. The IC senses the inductor current of on period that is flowing into LX pin. The minimum value of the current limit is 1.5A. The internal N-MOSFET will be turned off if the peak inductor current achieve current limitation level, so that the output current at current limit boundary is denoted as IOUT(CL) and can be calculated as shown in the following equation :

$$
I_{OUT(CL)} = \eta \times \frac{V_{IN}}{V_{OUT}} \times \left(I_{CL} - \frac{1}{2} \times \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT}} \times \frac{T_S}{L}\right)
$$

where η is the efficiency of the PAVDD sync-boost converter, ICL is the value of the current limit and TS is the switching period.

PAVDD Loop Compensation

The voltage feedback loop can be compensated with an external compensation network consisted of R1 and C18. Choose R1 to set high frequency integrator gain for fast transient response and C18 to set the integrator zero to maintain stability. The recommended values are 75kΩ and 470pF for most applications.

Sync-Boost Inductor Selection

The inductance depends on the maximum input current. The inductor ripple current range is 20% to 40% of maximum input current that is a general rule. If 40% is selected as an example, the inductor ripple current can be calculated as following equation :

$$
I_{IN(MAX)}\,=\,\frac{V_{OUT}\times I_{OUT(MAX)}}{\eta\times V_{IN}}
$$

 I RIPPLE = 0.4 \times I IN(MAX)

Where n is the efficiency of the synchronous boost converter, IIN(MAX) is the maximum input current and IRIPPLE is the inductor ripple current. Besides, the input peak current can be calculated by maximum input current plus half of inductor ripple current shown as following equation :

$$
I_{PEAK} = 1.2 \times I_{IN(MAX)}
$$

Note that the saturated current of inductor must be greater than IPEAK. The inductance can be eventually determined as following equation :

$$
L = \frac{\eta \times (V_{IN})^2 \times (V_{OUT} - V_{IN})}{0.4 \times (V_{OUT})^2 \times I_{OUT (MAX)} \times f_{OSC}}
$$

Where fosc is the PAVDD switching frequency. For better system performance, a shielded inductor is preferred to avoid EMI problems.

Sync-Boost Output Capacitor Selection

Output ripple voltage is an important index for estimating the performance. This portion consists of two

parts, one is the product of
$$
(I_{IN} + \frac{1}{2}\Delta I_L - I_{OUT})
$$
 and ESR

of output capacitor, another part is formed by charging and discharging process of output capacitor. Refer to Figure 14, evaluate ΔVOUT1 by ideal energy equalization. According to the definition of Q, the Q value can be calculated as following equation :

$$
Q = \frac{1}{2} \times \left[\left(I_{IN} + \frac{1}{2} \Delta I_{L} - I_{OUT} \right) + \left(I_{IN} - \frac{1}{2} \Delta I_{L} - I_{OUT} \right) \right]
$$

$$
\times \frac{V_{IN}}{V_{OUT}} \times \frac{1}{f_{OSC}} = C_{OUT} \times \Delta V_{OUT1}
$$

Where Ts is the inverse of switching frequency and the ΔIL is the inductor ripple current. Move COUT to left side to estimate the value of ΔVOUT1 as following equation :

$$
\Delta V_{OUT1} = \frac{D \times I_{OUT}}{\eta \times C_{OUT} \times f_{OSC}}
$$

Then take the ESR into consideration, the ESR voltage can be determined as the following equation :

$$
\Delta V_{ESR} = \left(\frac{I_{OUT}}{1-D} + \frac{V_{IN} \times D \times T_{OSC}}{2L}\right) \times R_{ESR}
$$

Finally, the output ripple voltage Δ Vout is combined from theΔVOUT1 and ΔVESR as following equation :

$\Delta V_{\text{OUT}} = \Delta V_{\text{OUT1}} + \Delta V_{\text{FSR}}$

In the general application, the PAVDD output capacitor is recommended that to use three 10μ F/X7R/1206 capacitors and the effective capacitance value of output capacitance needs 13µF at least. In addition, The VGH effective output capacitance should be at least 2.1μ F. It is recommended to use a 4.7µF/50V/X7R/1210 for

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

general applications. To reduce VGH ripple, higher values for VGH capacitance are allowed, but the designer should consider the worst case input inrush current when using larger VGH capacitance as shown in Figure 14.

Higher inrush current in combination with increased input power trace resistance could result in input voltage drop which could trigger IC input UVLO.

Figure 15. The Output Ripple Voltage without the Contribution of ESR

VGH Sync-Boost Converter

The VGH synchronous boost converter is high efficiency PWM architecture with programmable switching frequency, output voltage, power-on delay time and soft-start time by I^2C interface. The VGH

integrate a GD MOSFET at output for sequence control.

VGH Soft-start Time Setting

The VGH sync-boost converter has an integrated softstart function to reduce the input inrush current of power on. The soft-start time can be set through the 0Ch[1:0] register by the I^2C interface. It has a 2-bit register with 4 steps. The soft-start time options as 5ms, 10ms, 15ms and 20ms, the each step is about 5ms. The soft- start mechanism is following the reference voltage to start up. The soft-start starting point is from the slope of the softstart down to the point of crosses 0V. The soft-start finish point is VGH output voltage ready. Please refer to Figure 7, and register map for details.

VGH Power-on Delay Time Setting

The VGH boost converter has integrated a power-on delay function. The delay time can be adjusted by I^2C interface, to write data into the 0Bh[3:0] register. There are 16 options within 3 bits. The delay time setting range is from 0ms to 75ms, and each step is about 5ms and the default value is 25ms (0x05). The delay time period is from the start point of PAVDD soft-start to VGH output voltage starts rising. If the VGH delay time set 0ms, the VGH need to wait PAVDD pre-charge finish, then go do pre-charge. Please refer the Figure 7 and register map for detail.

VGH Current Limit

The RTQ6749 can limit the peak current to achieve over current protection. The IC senses the inductor current of on period that is flowing into LXP pin. The typical value of the current limit is 0.7A. The internal N-MOSFET will be turned off if the peak inductor current reaches 0.7A. So that, the output current at current limit boundary is denoted as $I_{\text{OUT}(CL)}$ and can be calculated as following equation :

$$
I_{\text{OUT}(CL)} = \eta_P \times \frac{V_{IN}}{V_{\text{OUT}}} \times \left(I_{CL} - \frac{1}{2} \times \frac{V_{IN} \times (V_{\text{OUT}} - V_{IN})}{V_{\text{OUT}}} \times \frac{T_S}{L} \right)
$$

Where np is the efficiency of the VGH boost converter, ICL is the value of the current limit and Ts is the switching period.

VGH Sync-Boost Loop Compensation

The VGH boost converter's loop compensation network is built-in inside the RTQ6749 and the compensation setting is fixed.

VGH Voltage Setting

The VGH voltage is programmable by I^2C interface. User can write data into 02h[5:0] register to set VGH voltage. The 02h register is for the VGH voltage of TH. The TH is the temperature point of started compensated temperature. Please refer the Figure 11 for clarity.

The voltage setting range is from 7V to 30V. The default value of VGH is 10V (0x06). The each voltage step is about 0.5V. It is integrated a protection when VGH too close PAVDD, VGH will automatically adjust the output voltage to keep the difference equal or large than 2V between PAVDD and VGH. Please refer the register map for detail.

VGH_LT Voltage Setting

The VGH LT voltage is programmable by I^2C interface. User can write the 06h[4:0] register to set VGH_LT voltage. The 06h register is for VGH voltage of TL. TL is the temperature point of stopped compensated temperature. The VGH voltage of TL is equal to VGH+VGH_LT, the VGH_LT setting is only for difference. The setting range is from 2V to 8V. The default value of VGH_LT is 2V (0x00). The each voltage step is about 2V. Please refer the Figure 11 and register map for detail.

VGH Temperature Compensation

There is a temperature compensation feature in the RTQ6749. The VGH output voltage of TH will be change slowly from VGH of TH to VGH of TL if temperature is below TH, until the temperature is equal to TL, the VGH output voltage will be equal to VGH of TL.

The compensation is achieved by controlling the feedback voltage .The feedback voltage (VFBP) of VGH is sensed by VGH pin, from the VGH output voltage through the internal divider to get the feedback voltage. The VFBP can be compensated by external thermal sensing element (RNTC) and resistors (R6, R7), which set at what temperature the compensation starts and the slope of the compensation. The RNTC, R6 and R7

are shown in the "Typical Application Circuit", and temperature compensation curve is shown in Figure 16 :

Figure 16. VGH Temperature Compensation Curve

Where VFBPH is the feedback voltage at TL, the TH is the temperature point of started compensated temperature; TL is the temperature point of stopped compensated temperature.

The NTC pin will provide a current about 20μ A(I_{NTC}), from IC internal constant current source. Then the RENTC can be calculated by the 20µA. The RENTC is equivalent resistance of RNTC, R6 and R7.

$$
V_{FBP} = I_{NTC} \times R_{ENTC_H} \qquad (1)
$$
\n
$$
V_{FBPH} = I_{NTC} \times R_{ENTC_L} \qquad (2)
$$

By the above-descript relationship, the R6 and R7 can be determined by the below equation :

$$
R7 = \frac{-B + \sqrt{B - 4AC}}{2A}
$$

\n
$$
R6 = R_{ENTC_H} + \frac{R7 \times R_{ENTC_H}}{R7 + R_{ENTC_H}}
$$

\n
$$
A = R_{ENTC_H} + R_{ENTC_L} + R_{NTC_H} + R_{NTC_L}
$$

\n
$$
B = (R_{ENTC_H} + R_{ENTC_L}) \times (R_{NTC_H} + R_{NTC_L})
$$

\n
$$
C = (R_{ENTC_H} + R_{ENTC_L}) \times R_{NTC_H} \times R_{NTC_L}
$$

RICHTEK

Where RENTC H is the equivalent resistance value of RNTC, R6 and R7 at TH, The RENTC L is the equivalent resistance value of RNTC, R6 and R7 at TL, RNTC_H is the resistance value of RNTC at TH, RNTC L is the resistance value of RNTC at TL.

VGL Negative Charge Pump Regulator

The negative charge pump regulator is programmable for soft-start time, the output voltage, switching frequency and power-on delay time by I^2C interface. Moreover, it also equips a fault protection to prevent the output sudden overload.

VGL Output Voltage Setting

The VGL output voltage is adjusted by I^2C interface. User can write a data into the 03h[5:0] register for setting VGL output voltage. There are 7 bits for output voltage adjustable, the setting range is from -6V to -18V, and each voltage step is about -250mV. The default output voltage is about -10V(0x10). Please refer the register map for detail.

Because the VGL voltage is supplied by PAVDD and NAVDD, the VGL maximum output voltage is limited by PAVDD + |NAVDD|, the VGL provides 3 options for user. If |VGL| < PAVDD, it is recommended that the CPP should be connected to GND as Figure 2 shown. But if the NAVDD power-on sequence lead VGL, the VGL topology should be used external mode $(14h[5] = 1)$. The CPP should be connected to GND as the Figure 4. The definition of NAVDD leading VGL is (VGL – NAVDD) ≥ 0.3V during soft-start stage. If PAVDD < |VGL| < (PAVDD + |NAVDD|), the CPP should be connected to NAVDD as Figure 1 shown. If |VGL| > (PAVDD + |NAVDD|), changing internal mode to be external mode and using external diode structure as Figure 3 shown.

In addition, if VGL uses internal mode, it needs enough headroom to regulate the output voltage. The headroom could be calculated by below equation :

 $Headroom \geq l_{OUT_Max} \times 12mV$

|VGL|<VPvDD+|VNvDD|-Headroom

Where the VPAVDD is PAVDD output voltage, the VNAVDD is NAVDD output voltage.

If $|VGL|$ voltage is higher than PAVDD + $|NAVDD|$, it is recommended to use external mode. The register 14h[5] should be changed from 0 to 1. The VGL output voltage is also limited by PAVDD, NAVDD and VF of external diode. The VF of external diode is not a constant, the forward current and ambient temperature will influence the VF, it is recommended to choose a maximum VF value to calculate. Therefore, the VGL voltage setting should be met the below equation :

 $Headroom \geq l_{OUT_Max} \times 12mV$

 $|V_{GL}|$ <2 x V V_{PVDD} + $|V_{\text{NVDD}}|$ - Headroom - (V $_{\text{Fmax}}$ x 4)

Where the VF max is maximum forward voltage of diode.

VGL Soft-Start Time Setting

The VGL negative charge pump regulator has integrated soft-start function to reduce the input inrush current at power on. The soft-start time cab be adjusted by register 0Ah[2:0]. There are 8 steps for setting. The soft-start time setting range is from 3ms to 24ms and each step is about 3ms. The soft-start time default value is 9ms (0x02). The soft-start time start from the VGL voltage starting falling to the slope of soft-start cross the setting level, the period is the VGL soft-start time. Please refer to Figure 7, and register map for details.

VGL Power-on Delay Time Setting

The negative charge pump regulator has integrated a power-on sequence control. The VGL power-on delay time is adjustable by 1^2C interface, there are 4 bits within register 09h[3:0] for setting. The setting range is from 0ms to 75ms and each step is about 5ms. The default setting is 25ms (0x05). The delay time start from the start point of PAVDD soft-start to VGL output voltage starting falling. If the VGL delay time set 0ms, the VGL soft-start need to wait PAVDD pre-charge finish, then go do soft-start. Please refer the Figure 7, and register map for detail.

VGL Output Capacitor Selection

For the best output voltage filtering, low ESR ceramic capacitors are recommended. One 4.7µF/X7R/1206 capacitors in parallel and the effective capacitance needs 4µF at least that are afford most applications. Additional capacitors can be added to improve output voltage ripple.

NAVDD Synchronous Buck-Boost Converter

The NAVDD synchronous Buck-Boost converter is high efficiency PWM architecture with programmable switching frequency. It performs fast transient responses to meet the requirement of source driver supplies for TFT-LCD display. The high operation frequency can prevent that switching frequency influence AM band range. The output voltage is controlled by a 6-bit register with 47 steps.

For VIN > 4V application, the an-synchronous topology should be applied as the Figure 6 shown. To get a better performance.

NAVDD Power-on Delay Time Setting

The NAVDD power-on delay time is adjustable by I^2C interface. There are 16 steps within 4 bits register of 0Dh. The power-on delay time setting range is from 0ms to 75ms, and each steps time is about 5ms. The delay time default value is 15ms (0x03). The delay time is from the MTP load data finish to NAVDD output voltage starting falling. Please refer the Figure 7, and register map for detail.

NAVDD Soft-Start Time Setting

The NAVDD has an internal soft-start mechanism to reduce the input inrush current. The NAVDD soft-start time can be adjusted by the register 0Eh[2:0]. There are 3 bits and 8 steps for setting. The soft-start time setting range is from 5ms to 40ms, and each step is about 5ms. The soft-start time default value is 10ms (0x01). The soft-start time starts from the NAVDD delay time counting finish. The stop point of soft-start time is NAVDD output voltage ready. Please refer to Figure 3 and register map for details.

NAVDD Output Voltage Setting

The NAVDD output voltage is adjusted by I²C interface. User can write data into the register 01h[5:0]. There are 6 bits for output voltage adjustable, the setting range is from -5V to -7.3V, and each voltage step is about -50mV. The default value is -6.7V(0x22). Please refer the register map for detail on how to adjust the output voltage.

NAVDD Inductor Selection

The first step in design procedure is to verify whether the maximum possible output current of the buck-boost converter support the specific application requirements. To simplify the calculation, the fastest approach is to estimate converter efficiency by taking the efficiency numbers from provided efficiency curves or to use a worst case assumption for the expected efficiency, ex 75%. The calculation must be performed for the minimum assumed input voltage where the peak switch current is the highest. The inductor and internal switch have to be able to handle this current.

● Converter duty cycle :

$$
D = \frac{|V_{\text{out}}|}{V_{\text{IN}} \times \eta \times |V_{\text{out}}|}
$$

Maximum output current :

$$
I_{\text{OUT}} = \left(I_{\text{PEAK}} - \frac{V_{\text{IN}} \times D}{2 \times f_{\text{osc}} \times L}\right) \times (1-D)
$$

Inductor peak current :

$$
I_{\text{PEAK}} = \frac{I_{\text{OUT}}}{1 - D} + \frac{V_{\text{IN}} \times D}{2 \times f_{\text{osc}} \times L}
$$

As for inductance, we are going to derive the transition point, there the converter toggle from CCM to DCM. We need to define the point at which the inductor current ripple touches zero, and as the power switch SW is immediately reactivated, the current ramps up again. Figure 17 portrays the input current activity of the buckboost converter.

Figure 17. The Buck-boost Input Signature in BCM

The inductance can eventually be determined according to the following equation :

$$
L_{\text{critical}} = \frac{|V_{\text{OUT}}| \times \eta}{2 \times f_{\text{osc}} \times I_{\text{OUT}}} + \left(\frac{V_{\text{IN}}}{V_{\text{IN}} + |V_{\text{OUT}}|}\right)^2
$$

NAVDD Output Capacitor Selection

For the best output voltage filtering, low ESR ceramic capacitors are recommended. Three 10µF/X7R/1206 capacitors in parallel and the effective capacitance needs 13µF at least that are afford most applications. Additional capacitors can be added to improve output voltage ripple.

NAVDD Current Limitation

The RTQ6749 can limit the peak current to achieve over current protection. The IC senses the inductor current during an on period. The internal P-MOSFET will be turned off if the peak inductor current reaches 1.5A (min.)

Programmable VCOM

The RTQ6749 provides the ability to reduce the flicker of an LCD Panel by adjusting the VCOM voltage during production test and alignment. The output voltage is adjusted by the I²C interface. There are two registers to adjust the VCOM voltage, one is VCOM_C for coarse tune, and another one is VCOM_F for fine tune. It is suggested to connect a resistor 10 ohm between output pin and output capacitor for better stability.

In general application, VCOM should not be set 0V. If user don't want to use this channel, please disable it.

VCOM Power-On Delay Time Setting

The VCOM is integrated power-on sequence control. The delay time is adjustable by I^2C interface, there are 4 bits within register 0Fh[3:0]. The delay time setting range is from 0ms to 75ms, and each step is about 5ms. The default value is 25ms (0x05). The delay time start from half of PAVDD and NAVDD soft-start to VCOM output voltage starting falling. Please refer the Figure 7, and register map for detail.

VCOM_C Voltage Setting

The VCOM C voltage is adjusted by the register 04h[7:0], it is provided 8bits resolution and 256 steps for user setting. The setting range is from 2V to −3V, each step is about 20mV. The default value is −1V (0x64). Please refer the register map for detail.

VCOM_F Voltage Setting

The VCOM F voltage is programmable by I^2C interface, but the slave ID is different to VCOM_C, the slave ID is 0x60 and user can adjust it with "VCOM F I²C Write Timing Sequence". The VCOM_F is also provided 256 steps and 8 bits resolution. The default value is equal to VCOM_C setting (0x7F). From the 0x7F of VCOM_F to go up means VCOM_F voltage will be from VCOM_C voltage setting to increase with steps and each step is about 10mV. On the contrary, from the 0x7F to go down means VCOM_F voltage will be from VCOM_C voltage setting to decrease with steps. The setting range is from (VCOM $C + 1.28V$) to (VCOM $C - 1.27V$). Please refer the register map for detail.

RESET Voltage Detector

The voltage detector monitors the VIN voltage to generate a RESET signal from RESET pin while VIN is lower than the detecting level and not latched. Both detecting level and power-on delay time could be set by I²C interface. The detecting level could be adjusted by the register (0x12 [6:5]), it provided 4 options such as UVLO falling, 2.1V, 2.4V and 2.7V. The delay time could be set by register (0x10[3:0]), the setting range is from 0ms to 75ms, the each step is about 5ms. The delay time start from that the two conditions are achieved, one is VIN over UVLO threshold, and another one is the EN over VIH threshold, the stop point is that RESET signal goes to high.

In addition, the voltage detector also provided an option, user can chose which RESET goes low following power-off delay time or VGH channel turn off. The options can be set by the register 12h[7].

Discharge Function

The PAVDD, NAVDD, VGH, VGL and VCOM outputs voltage is integrated a discharge function. The each output voltage discharged from 100% to 30% rapidly

within 2ms at power-off, preventing phenomena such as residual image on the display at power-off. If user want to make the outputs voltage were discharged to GND level, user should add discharging resistances on the outputs. The discharge function also provided an option for user to enable or disable, the option can set by the register 12h[4:0] individually for each channel.

If the discharge function is enabled, except discharge is worked at power-off, it also be discharge at power-on. The power-on discharge start to work from UVLO and plus 1ms, until the delay time of the channel be counting finish. If the discharge function is disabled, except the power-off without discharge function, the power-on also does not have. However, the period still has discharge function from UVLO R to MTP LOAD OK. The mechanism is shown in Figure 18. Beside the discharging function should be turned off at same time if the channels are unused.

Mechanism

In addition, the VGL discharge function is related to the VGL topology and power-off sequence. Once VGL discharge enable, the VGL topology is recommended to use external mode as Figure 5, or the power sequence of VGL must be leading NAVDD.

Slew Rate Control

The RTQ6749 provided options for switching node slew rate adjustment with I^2C interface. The slew rate can be adjusted by the register 13h[7:0]. The register 13h[7:6] is for PAVDD LX falling slew rate control and there are 4 options for setting such as fast, normal, slow and slowest. The register 13h[5:4] is for NAVDD LXN rising slew rate control, the options are same as PAVDD. The register 13h[3:2] is for VGL CX1 slew rate control. The register 13h[1:0] is for VGH LXP falling slew rate control.

Power-off Delay Time Setting

The PAVDD (18h[2:0]), NAVDD (19h[2:0]), VGH (1Ah[2:0]), VGL (1Bh[2:0]) and VCOM (1Ch[2:0]) power-off delay time are adjustable by I^2C interface. The each output channels 8 steps within 3 bits register. The delay time setting range is from 0ms to 14ms, and each steps time is about 2ms. The each output poweroff delay time default value is 0ms. The power-off delay time is from the RESET goes low to the delay counting finish. Please refer the Figure 7, and register map for detail.

Frequency Spread

The RTQ6749 is integrated a frequency spread of switching frequency function, it can reduce the noise level of the switching frequency point, it is good for EMI performance. There are 3 options for adjustment such as disabled, 3% and 6%. User can write data into the register 14h[4:3] to control the frequency spread.

FAULT Analysis Function

The RTQ6749 has provided a fault recording register that can help quickly user to know which output channel is UVP fault. If one of the output channels triggered UVP, the fault record will be saved into register 1Dh[3:0]. Then user can use $1²C$ interface to read the data of 1Dh register during the UVP is triggered. The 1Dh register will show which channel is fault.

In addition, there is an option (1Ch[3]) for clearing the record of the fault register. Users can choice that the fault record be cleared by EN going low, or VIN fall below the VIN1 UVLO F that also can be cleared fault record.

Control Register (FFH)

The RTQ6749 provides a register for user choosing that write/read data into MTP or register. User can set the MSB of the register FFH goes to high, it means the data is written into MTP. But writing data into register don't

need to set the register FFH. In addition, reading data from MTP need to set the LSB of register FFH to high. On the contrary, reading data from register need to set LSB to low. Please refer the "I²C Write/Read Timing Sequence" for detail.

Auto Refresh Functions

The RTQ6749 has integrated registers code auto recovery function if the registers code is changed abnormally. The issue could be detected with Auto Refresh Function that has provided an option to enable and disable by setting 17h[0]. The refreshing time also can be adjusted with 17h[2:1]. In addition, the FAULT pin also can be choosing pull low or not, to adjusted by 17h[3]. Please refer the register map for detail.

Table 3. FAULT Behavior and Protections

I ²C Command

PMIC Slave Address

VCOM_F Slave Address

PMIC I2C Write Timing Sequence (To DAC Register)

Write Multiple Data (00h~1Ch)

PMIC I2C Write Timing Sequence (To MTP)

PMIC I2C Read Timing Sequence (From DAC Register)

Read Multiple Data (00h~1Ch)

Read Single Data (00h)

Read Single Data (00h)

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DSQ6749-QT-A2-02 June 2022

VCOM_F I2C Write Timing Seq**uence (To DAC Register)**

VCOM_F I2C Write Timing Sequence (To MTP & DAC Register)

VCOM_F I2C Read Timing Sequence (From DAC Register)

VCOM_F I2C Read Timing Sequence (From MTP)

MTP Program Sequence for Single Chip

MTP program timing sequence

Write Timing :

 $T1 = 50$ ms, $T2 = 500$ ms

Read Timing:

T1=50ms, T2=10ms

fSCL=400kHz

I ²C Protocol for MTP Program

²C Write Timing Sequence

I ²C Read / Write Flow Chat

MTP Program Application Circuit for Single Chip

MTP Program Sequence on Board

MTP program timing sequence

²C Writing Conditions: (Note.2)

1. VIN = $3.3V \pm 0.3V$

 $2.$ EN $=$ H

 $3. WP = L$

4. All of output power ready(Note.6)

Write Timing :

VCOM_F:T1 = 60ms(Default code), T2 = 15ms (15ms wait time is required regardless of the number of rewrite bits.) (Note.1)

00h~1Ch:T1 = 60ms(Default code), T2 > 150ms (150ms wait time is required regardless of the number of rewrite bits.) (Note.1)

Read Timing :

 $T1 = 60$ ms, $T2 = 10$ ms

MTP Program function (Note.4) Program time 1 page $=$ 4 bytes MTP page program = $1 *$ ERASE (4 bytes) + $2 *$ PROGRAM (2 bytes) = $5ms + 2 * 5ms = 15ms$

VCOM_F = 1 page $: 1 * 15$ ms = 15ms

 $0x00^{\circ}0x1C = 10 \text{ pages}$: $10 * 15ms = 150ms$ (Note.3)

Note.1 : T2: Add a margin according to the writing environment.

Note.2 : RTQ6749 reads default data from internal memory (MTP) at startup, and run. The customer can change the data in the internal memory via external I2C communication, but I2C communication is not possible until VIN over UVLO R and EN = H are satisfied.

When VIN over UVLO R , $EN = H$, All of output power ready, and T1 are satisfied, settings such as output voltage and delay time can be changed.

- Note.3 : All data in the DAC register (existing data and rewritten data) is written to the MTP by the control register (FFH) command, so a 150ms wait time is required.
- Note.4 : If the setting conditions are fixed, an IC with the setting conditions written to the MTP can be provided.
- Note.5 : UVLO $R = UVLO F + UVLO H$
- Note.6 : Once the power on sequence is changed, the T1 waiting time should be changed to be PAVDD_DLY + PAVDD_SS + VGL_DLY + VGL_SS + VGH_DLY + VGH_SS + NAVDD_DLY + NAVDD_SS + VCOM_DLY + VCOM_SS(5ms)

Register Map

RICHTEK RTQ6749-QT-A2

Register Table

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DSQ6749-QT-A2-02 June 2022

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DSQ6749-QT-A2-02 June 2022

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DSQ6749-QT-A2-02 June 2022 www.richtek.com

RICHTEK

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RICHTEK RTQ6749-QT-A2

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DSQ6749-QT-A2-02 June 2022

RICHTEK RTQ6749-QT-A2

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RICHTEK RTQ6749-QT-A2

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

RICHTEK

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature TJ(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

 $PD(MAX) = (TJ(MAX) - TA) / \theta JA$

where TJ(MAX) is the maximum junction temperature, TA is the ambient temperature, and θJA is the junction-toambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-

ambient thermal resistance, θJA, is highly package dependent. For a WQFN-32L 5x5 package, the thermal resistance, θJA, is 27.5°C/W on a standard JEDEC 51- 7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $Ta = 25^{\circ}C$ can be calculated as below :

PD(MAX) = $(125^{\circ}C - 25^{\circ}C) / 27.5^{\circ}C/W$) = 3.63W for a WQFN-32L 5x5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed TJ(MAX) and the thermal resistance, θJA. The derating curves in Figure 19 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

Figure 19. Derating Curve of Maximum Power Dissipation

Layout Consideration

For the best performance of the RTQ6749-QT. The following descriptions are the guidelines for better PCB layout :

- \triangleright The power components such as inductor (L1, L2, L3), fly cap (C14), input cap(C1, C2, C3, C6) and output cap(C4, C5, C7, C8, C9, C11, C12) must be placed as close as possible to reduce power loop. The PCB trace between power components must be as short and wide as possible.
- \triangleright Minimize the size of the LX, LXP, LXN node and keep it wide and short. Keep the LX, LXP and LXN node away from those sensing pins (COMP, VCOM, NTC) and analog ground.
- ▶ The power ground (PGND1, PGND) consists of input and output capacitor grounds.
- \triangleright The compensation circuit (R1, C18) should be kept away from the power loops and should be shielded with a ground trace to prevent any noise coupling. Place the compensation components as close as possible to COMP pin.
- ► The exposed pad of the chip should be connected to a large negative voltage plane for thermal consideration.

Figure 20. PCB Layout Guide

Outline Dimension

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

W-Type 32L QFN 5x5 Package

Footprint Information

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2022 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.