











LMH6624, LMH6626

SNOSA42G-NOVEMBER 2002-REVISED DECEMBER 2014

LMH6624 and LMH6626 Single/Dual Ultra Low Noise Wideband Operational Amplifier

Features

- $V_S = \pm 6 \text{ V}, T_A = 25^{\circ}\text{C}, A_V = 20 \text{ (Typical Values)}$ Unless Specified)
- Gain Bandwidth (LMH6624) 1.5 GHz
- Input Voltage Noise 0.92 nV/√Hz
- Input Offset Voltage (limit over temp) 700 μV
- Slew Rate 350 V/µs
- Slew Rate ($A_V = 10$) 400 V/µs
- HD2 at f = 10 MHz, $R_L = 100 \Omega$ -63 dBc
- HD3 at f = 10 MHz, $R_L = 100 \Omega 80 \text{ dBc}$
- Supply Voltage Range (Dual Supply) 2.5 V to 6 V
- Supply Voltage Range (Single Supply) 5 V to 12 V
- Improved Replacement for the CLC425 (LMH6624)
- Stable for Closed Loop |A_V| ≥ 10

Applications

- Instrumentation Sense Amplifiers
- Ultrasound Pre-amps
- Magnetic Tape & Disk Pre-amps
- Wide Band Active Filters
- Professional Audio Systems
- Opto-electronics
- Medical Diagnostic Systems

3 Description

The LMH6624 and LMH6626 devices offer wide bandwidth (1.5 GHz for single, 1.3 GHz for dual) with very low input noise (0.92 nV/ \sqrt{Hz} , 2.3 pA/ \sqrt{Hz}) and ultra-low dc errors (100 μ V V_{OS}, ±0.1 μ V/°C drift) providing very precise operational amplifiers with wide dynamic range. This enables the user to achieve closed-loop gains of greater than 10, in both inverting and non-inverting configurations.

The LMH6624 (single) and LMH6626 traditional voltage feedback topology provide the following benefits: balanced inputs, low offset voltage and offset current, very low offset drift, 81dB open loop gain, 95dB common mode rejection ratio, and 88dB power supply rejection ratio.

The LMH6624 and LMH6626 devices operate from ±2.5 V to ±6 V in dual supply mode and from 5 V to 12 V in single supply configuration.

LMH6624 is offered in SOT-23-5 and SOIC-8 packages. The LMH6626 is offered in SOIC-8 and VSSOP-8 packages.

Device Information⁽¹⁾

PART NUMBER	BER PACKAGE BODY SIZE (NO				
I MUCCOA	SOT-23 (5)	2.90 mm × 1.60 mm			
LMH6624	SOIC (8)	4.90 mm × 3.91 mm			
LAULCOOC	SOIC (8)	4.90 mm × 3.91 mm			
LMH6626	VSSOP (8)	3.00 mm × 3.00 mm			

⁽¹⁾ For all available packages, see the orderable addendum at the end of the datasheet.

Voltage Noise vs. Frequency






Table of Contents

1	Features 1	7.3 Device Functional Modes22
2	Applications 1	8 Application and Implementation 23
3	Description 1	8.1 Application Information
4	Revision History2	8.2 Typical Application23
5	Pin Configuration and Functions3	9 Power Supply Recommendations 26
6	Specifications4	10 Layout 26
•	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines
	6.2 ESD Ratings	10.2 Layout Example27
	6.3 Recommended Operating Conditions	11 Device and Documentation Support 28
	6.4 Thermal Information	11.1 Documentation Support
	6.5 Electrical Characteristics ±2.5 V	11.2 Related Links28
	6.6 Electrical Characteristics ±6 V	11.3 Trademarks
	6.7 Typical Characteristics	11.4 Electrostatic Discharge Caution
7	Detailed Description 17	11.5 Glossary28
•	7.1 Overview	12 Mechanical, Packaging, and Orderable
	7.2 Feature Description	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	hanges from Revision F (March 2013) to Revision G	Page
•	Added, updated, or renamed the following sections: Device Information Table, <i>Pin Configuration and Functions</i> , <i>Application and Implementation</i> ; <i>Power Supply Recommendations</i> ; <i>Layout</i> ; <i>Device and Documentation Support</i> ; <i>Mechanical, Packaging, and Ordering Information</i>	1
•	Added Input Current parameter in Absolute Maximum Ratings	<mark>4</mark>
•	Added Operating supply voltage (V+ - V-) parameter in Recommended Operating Conditions	4
•	Revised paragraph beginning with "As seen in" in Total Input Noise vs. Source Resistance	19
•	Changed from 33.5 Ω to 26 Ω in <i>Total Input Noise vs. Source Resistance</i>	19
<u>.</u>	Changed from 6.43 k Ω to 3.1 k Ω in <i>Total Input Noise vs. Source Resistance</i>	19
C	hanges from Revision E (March 2013) to Revision F	Page
•	Changed layout of National Data Sheet to TI format	1
•	Changed from 464 Ω to 283 Ω	19


Submit Documentation Feedback


Copyright © 2002–2014, Texas Instruments Incorporated



5 Pin Configuration and Functions







Pin Functions

					-iii Fulictions
	P	IN			
		NUMBER		I/O	DESCRIPTION
NAME	LMH	16624	LMH6626	1/0	DESCRIPTION
	DBV	D	DGK or D		
-IN	4	2	_	I	Inverting Input
+IN	3	3	-	I	Non-inverting Input
IN A-	_	_	2	I	Inverting Input Channel A
IN B-	_	_	6	I	Inverting Input Channel B
IN A+	_	_	3	I	Non-inverting Input Channel A
IN B+	_	_	5	I	Non-inverting Input Channel B
N/C	_	1, 5, 8	_	_	No Connection
OUT	1	6	_	0	Output
OUT A	_	_	1	0	Output Channel A
OUT B	_	_	7	0	Output Channel B
V-	2	4	4	I	Negative Supply
V+	5	7	8	I	Positive Supply

Product Folder Links: LMH6624 LMH6626



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{IN} Differential			±1.2	V
Supply voltage (V ⁺ - V ⁻)			13.2	V
Voltage at Input pins	<u> </u>		V ⁺ +0.5, V [−] −0.5	V
Input Current			±10	mA
Caldaring information	Infrared or convection (20 sec.)		235	°C
Soldering information	Wave soldering (10 sec.)		260	°C
Junction temperature ⁽²⁾			150	°C
Storage temperature			150	°C

⁽¹⁾ Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

6.2 ESD Ratings

			VALUE	UNIT
V	(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Machine model ⁽²⁾	±200	V

⁽¹⁾ Human body model, 1.5 kΩ in series with 100 pF. JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 2000-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Operating temperature (2)	-40	+125	ô
Operating supply voltage (V+ - V-)	±2.25	±6.3	V

⁽¹⁾ Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

6.4 Thermal Information

		LMH	6624	LMH	6626	
	THERMAL METRIC ⁽¹⁾	DBV	D	DGK	D	UNIT
		5 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	265	166	235	166	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A)/ R_{θJA}. All numbers apply for packages soldered directly onto a PC board.

Product Folder Links: LMH6624 LMH6626

⁽²⁾ Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

⁽²⁾ Machine Model, 0 Ω in series with 200 pF. JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.



6.5 Electrical Characteristics ±2.5 V

Unless otherwise specified, all limits ensured at $T_A = 25^{\circ}C$, $V^+ = 2.5$ V, $V^- = -2.5$ V, $V_{CM} = 0$ V, $A_V = +20$, $R_F = 500$ Ω , $R_L = 100$ Ω . See $^{(1)}$.

	PARAMETER	TEST CO	NDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
DYNAM	MIC PERFORMANCE							
	O-ID DW	$V_{O} = 400 \text{ mV}_{PP} \text{ (LMH6624)}$		90		N.41.1-		
f _{CL}	−3dB BW	$V_O = 400 \text{ mV}_{PP} \text{ (LMH6626)}$	$V_{O} = 400 \text{ mV}_{PP} \text{ (LMH6626)}$				MHz	
		$V_{O} = 2 V_{PP}, A_{V} = +20 \text{ (LMH6)}$	624)		300			
ep.	Claw rata (4)	$V_{O} = 2 V_{PP}, A_{V} = +20 \text{ (LMH6)}$	626)		290		V/uo	
SR Slew rate ⁽⁴⁾		$V_{O} = 2 V_{PP}, A_{V} = +10 \text{ (LMH6)}$	624)		360		V/µs	
		$V_{O} = 2 V_{PP}, A_{V} = +10 \text{ (LMH6626)}$			340			
t _r	Rise time	V _O = 400 mV Step, 10% to 9	0%		4.1		ns	
t _f	Fall time	$V_O = 400 \text{ mV Step}, 10\% \text{ to } 90$	0%		4.1		ns	
ts	Settling time 0.1%	V _O = 2 V _{PP} (Step)			20		ns	
DISTOR	RTION and NOISE RESPONSE							
•	Input referred voltage poice	f = 1 MHz (LMH6624)			0.92		nV/√ Hz	
e _n	Input referred voltage noise	f = 1 MHz (LMH6626)			1.0		IIV/ VIIZ	
	Input referred current noise	f = 1 MHz (LMH6624)	2.		2.3		pA/√Hz	
i _n	input referred current noise	f = 1 MHz (LMH6626)		1.8			pA/ VI IZ	
HD2	2 nd harmonic distortion	$f_C = 10 \text{ MHz}, V_O = 1 V_{PP}, R_L$	$f_C = 10 \text{ MHz}, V_O = 1 \text{ V}_{PP}, R_L 100 \Omega$		-60		dBc	
HD3	3 rd harmonic distortion	$f_C = 10 \text{ MHz}, V_O = 1 \text{ V}_{PP}, R_L$	100 Ω		-76		dBc	
INPUT	CHARACTERISTICS							
	land affect wells as	Input offset voltage	V _{CM} = 0 V		-0.75	-0.25	+0.75	mV
V_{OS}	input onset voltage	v _{CM} = 0 v	-40°C ≤ T _J ≤ 125°C	-0.95		+0.95	1117	
	Average drift ⁽⁵⁾	$V_{CM} = 0 V$			±0.25		μV/°C	
	Input offcot current	V _{CM} = 0 V		-1.5	-0.05	+1.5		
I _{OS}	Input offset current	V _{CM} = 0 V	-40°C ≤ T _J ≤ 125°C	-2.0		+2.0	μΑ	
	Average drift ⁽⁵⁾	$V_{CM} = 0 V$			2		nA/°C	
	Input bias current	V _{CM} = 0 V			13	+20	μA	
I _B	input bias current	VCM = 0 V	-40°C ≤ T _J ≤ 125°C			+25	μΛ	
	Average drift ⁽⁵⁾	$V_{CM} = 0 V$			12		nA/°C	
В	Input resistance (6)	Common Mode			6.6		ΜΩ	
R _{IN}	input resistance	Differential Mode			4.6		kΩ	
0	Input capacitance ⁽⁶⁾	Common Mode			0.9		nE	
C _{IN}	приг сараспансе 💛	Differential Mode			2.0		pF	
	Common mode rejection	Input Referred, V _{CM} = −0.5 to	+1.9 V	87	90			
CMRR	Common mode rejection ratio	Input Referred, V _{CM} = -0.5 to +1.75 V	-40°C ≤ T _J ≤ 125°C	85			dB	

⁽¹⁾ Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A. Absolute maximum ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(6) Simulation results.

⁽²⁾ All limits are specified by testing or statistical analysis.

⁽³⁾ Typical Values represent the most likely parametric norm.

⁽⁴⁾ Slew rate is the slowest of the rising and falling slew rates.

⁽⁵⁾ Average drift is determined by dividing the change in parameter at temperature extremes into the total temperature change.



Electrical Characteristics ±2.5 V (continued)

Unless otherwise specified, all limits ensured at $T_A = 25^{\circ}C$, $V^+ = 2.5$ V, $V^- = -2.5$ V, $V_{CM} = 0$ V, $A_V = +20$, $R_F = 500$ Ω , $R_L = 100$ Ω . See $^{(1)}$.

	PARAMETER	TEST COND	TIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
TRANS	FER CHARACTERISTICS						
		(LMH6624) $R_L = 100 \Omega$, $V_O = -1 V to +1 V$	-40°C ≤ T _J ≤ 125°C	75 70	79		10
A _{VOL}	A _{VOL} Large signal voltage gain	(LMH6626) $R_L = 100 \Omega$, $V_O = -1 V to +1 V$	-40°C ≤ T _J ≤ 125°C	72 67	79		dB
X _t	Crosstalk rejection	f = 1 MHz (LMH6626)	-		-75		dB
OUTPL	IT CHARACTERISTICS			!			
		R _L = 100 Ω	-40°C ≤ T _J ≤ 125°C	±1.1	±1.5		
V _O	O Output swing	No Load	-40°C ≤ T _J ≤ 125°C	±1.4	±1.7		V
R _O	Output impedance	f ≤ 100 KHz	0		10		mΩ
	Outro to boot singuit comment	(LMH6624)		90	145		
		Sourcing to Ground $\Delta V_{IN} = 200 \text{ mV}^{(7)(8)}$	-40°C ≤ T _J ≤ 125°C	75			mA
		ort circuit current $ \frac{(\text{LMH6624})}{\text{Sinking to Ground}} \\ \frac{\Delta V_{\text{IN}} = -200 \text{ mV}^{(7)(8)}}{(\text{LMH6626})} \\ \frac{(\text{LMH6626})}{\text{Sourcing to Ground}} \\ \frac{\Delta V_{\text{IN}} = 200 \text{ mV}^{(7)(8)}}{(\text{CMH6626})} $		90	145		
I _{SC}			-40°C ≤ T _J ≤ 125°C	75			
isc	Output short circuit current			60	120		
			-40°C ≤ T _J ≤ 125°C	50			
		(LMH6626)		60	120		
		Sinking to Ground $\Delta V_{IN} = -200 \text{ mV}^{(7)(8)}$	-40°C ≤ T _J ≤ 125°C	50			
	Output suggest	(LMH6624) Sourcing, $V_O = +0.8 \text{ V}$ Sinking, $V_O = -0.8 \text{ V}$			100		A
l _{OUT}	Output current	(LMH6626) Sourcing, $V_O = +0.8 \text{ V}$ Sinking, $V_O = -0.8 \text{ V}$			75		mA
POWE	R SUPPLY					,	
PSRR	Power supply rejection ratio	V _S = ±2.0 V to ±3.0 V		82	90		dB
. 01111	Tomor Supply Tojection Tallo	· 5 v to v	-40°C ≤ T _J ≤ 125°C	80			QD.
Is	Supply current (per channel)	No Load			11.4	16	mA
.3	cappi) carroin (per charmon)		-40°C ≤ T _J ≤ 125°C			18	1117 1

⁽⁷⁾ Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(8) Short circuit test is a momentary test. Output short circuit duration is 1.5 ms.

Submit Documentation Feedback

Copyright © 2002–2014, Texas Instruments Incorporated



6.6 Electrical Characteristics ±6 V

Unless otherwise specified, all limits ensured at $T_A = 25^{\circ}C$, $V^+ = 6$ V, $V^- = -6$ V, $V_{CM} = 0$ V, $A_V = +20$, $R_F = 500$ Ω , $R_L = 100$ Ω . See $^{(1)}$.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		PARAMETER	TEST COND	DITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DYNAM	IIC PERFORMANCE						
No = 400 mVpp (LMH6626)		O-ID DW	$V_O = 400 \text{ mV}_{PP} \text{ (LMH6624)}$	95			N 41 1-	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	TCL	-30B BW	$V_O = 400 \text{ mV}_{PP} \text{ (LMH6626)}$			85		MHz
			$V_O = 2 V_{PP}, A_V = +20 \text{ (LMH6624)}$	4)		350		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CD	Class rate (4)	$V_O = 2 V_{PP}, A_V = +20 \text{ (LMH6626)}$	6)		320		V/
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SK	Siew rate (1)	$V_O = 2 V_{PP}, A_V = +10 (LMH6624)$	4)		400		V/µs
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_O = 2 V_{PP}, A_V = +10 \text{ (LMH6626)}$	6)		360		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t _r	Rise time	V _O = 400 mV Step, 10% to 90%)		3.7		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _f	Fall time	V _O = 400 mV Step, 10% to 90%)		3.7		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ts	Settling time 0.1%	V _O = 2 V _{PP} (Step)			18		ns
$\begin{array}{c} e_{n} & \text{Input referred voltage noise} \\ i_{n} & \text{Input referred current noise} \end{array} \begin{array}{c} f = 1 \text{MHz} (\text{LMH6626}) \\ f = 1 \text{MHz} (\text{LMH6624}) \\ f = 1 \text{MHz} (\text{LMH6624}) \\ f = 1 \text{MHz} (\text{LMH6626}) \end{array} \begin{array}{c} 1.0 \\ 2.3 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.8 \\ 1.0 \\$	DISTOF	RTION and NOISE RESPONSE			•			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	land the formal college and a second	f = 1 MHz (LMH6624)			0.92		\ / / \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	e _n	input referred voltage noise	f = 1 MHz (LMH6626)			1.0		nV/√Hz
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			f = 1 MHz (LMH6624)			2.3		A /- / L
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	In	input referred current noise	f = 1 MHz (LMH6626)			1.8		pA/√Hz
$ \begin{array}{ c c c c c }\hline \textbf{INPUT CHARACTERISTICS} \\ \hline \textbf{V}_{OS} & & & & & & & & & & & & & & & & & & &$	HD2	2 nd harmonic distortion	$f_C = 10 \text{ MHz}, V_O = 1 \text{ V}_{PP}, R_L = 1$	$f_C = 10 \text{ MHz}, V_O = 1 \text{ V}_{PP}, R_L = 100 \Omega$		-63		dBc
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	HD3	3 rd harmonic distortion	$f_C = 10 \text{ MHz}, V_O = 1 \text{ V}_{PP}, R_L = 1$	100 Ω		-80		dBc
$ \begin{array}{ c c c c c } \hline V_{OS} & \hline & Input offset voltage & V_{CM} = 0 \ V \\ \hline \hline & Average \ drift^{(5)} & V_{CM} = 0 \ V \\ \hline & & & & & & & & & & & & & & & & & &$	INPUT (CHARACTERISTICS						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Input offset voltage	V 0 V		-0.5	±0.10	+0.5	\/
$I_{OS} = I_{OS} = I$	V_{OS}		V _{CM} = 0 V	-40°C ≤ T _J ≤ 125°C	-0.7		+0.7	mV
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Average drift ⁽⁵⁾	V _{CM} = 0 V	•		±0.2		μV/°C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			(LMH6624)		-1.1	0.05	1.1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		loon of affect accommons	$V_{CM} = 0 V$	-40°C ≤ T _J ≤ 125°C	-2.5		2.5	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ios	input onset current	(LMH6626)		-2.0	0.1	2.0	μA
$I_{B} = \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$V_{CM} = 0 V$	-40°C ≤ T _J ≤ 125°C	-2.5		2.5	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Average drift ⁽⁵⁾	V _{CM} = 0 V	•		0.7		nA/°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		land the account	v 0.v			13	+20	
R _{IN} Input resistance ⁽⁶⁾ Common Mode 6.6 Differential Mode 4.6 C _{IN} Input capacitance ⁽⁶⁾ Common Mode 0.9 Differential Mode 2.0	I_{B}	input bias current	V _{CM} = 0 V	-40°C ≤ T _J ≤ 125°C			+25	μA
R _{IN} Input resistance (6) Differential Mode 4.6 C _{IN} Input capacitance (6) Differential Mode 0.9 Differential Mode 2.0		Average drift ⁽⁵⁾	V _{CM} = 0 V			12		nA/°C
C _{IN} Input capacitance (6) Differential Mode 4.6 Common Mode 0.9 Differential Mode 2.0	П	In a state of a (6)	Common Mode			6.6		ΜΩ
C _{IN} Input capacitance ⁽⁶⁾ Differential Mode 2.0	ΠIN	input resistance	Differential Mode			4.6		kΩ
Differential Mode 2.0		In a set a sec a (6)	Common Mode			0.9		
	CIN	input capacitance	Differential Mode			2.0		pF
Input Referred, $V_{CM} = -4.5$ to $+5.25$ V 90 95		Common mode releation	Input Referred, V _{CM} = −4.5 to +5	5.25 V	90	95		
CMRR Common mode rejection ratio Input Referred, $V_{CM} = -4.5$ to +5.0 V $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$ 87	CMRR			-40°C ≤ T _J ≤ 125°C	87			dB

⁽¹⁾ Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A. Absolute maximum ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

6) Simulation results.

⁽²⁾ All limits are specified by testing or statistical analysis.

⁽³⁾ Typical Values represent the most likely parametric norm.

⁽⁴⁾ Slew rate is the slowest of the rising and falling slew rates.

⁽⁵⁾ Average drift is determined by dividing the change in parameter at temperature extremes into the total temperature change.



Electrical Characteristics ±6 V (continued)

Unless otherwise specified, all limits ensured at $T_A = 25^{\circ}C$, $V^+ = 6$ V, $V^- = -6$ V, $V_{CM} = 0$ V, $A_V = +20$, $R_F = 500$ Ω , $R_L = 100$ Ω . See $^{(1)}$.


	PARAMETER	TEST COND	ITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
TRANS	FER CHARACTERISTICS						
		(LMH6624) $R_L = 100 \Omega$, $V_O = -3 V \text{ to } +3 V$	-40°C ≤ T _J ≤ 125°C	77 72	81		
A_{VOL}	Large signal voltage gain		-40 C S IJ S 125 C	74	80		dB
		(LMH6626) $R_L = 100 \Omega$, $V_O = -3 V to +3 V$	-40°C ≤ T _J ≤ 125°C	70	00		
X _t	Crosstalk rejection	f = 1MHz (LMH6626)			- 75		dB
OUTPU	T CHARACTERISTICS			•		•	
		(LMH6624)		±4.4	±4.9		
		$R_L = 100 \Omega$	-40°C ≤ T _J ≤ 125°C	±4.3			
		(LMH6624)		±4.8	±5.2		
V	Output owing	No Load	-40°C ≤ T _J ≤ 125 °C	±4.65			V
V _O	Output swing	(LMH6626)		±4.3	±4.8		V
		$R_L = 100 \Omega$	-40°C ≤ T _J ≤ 125 °C	±4.2			
		(LMH6626)		±4.8	±5.2		
		No Load	-40°C ≤ T _J ≤ 125 °C	±4.65			
Ro	Output impedance	f ≤ 100 KHz			10		mΩ
	(LMH6624) Sourcing to Ground $\Delta V_{IN} = 200$ mV $^{(7)(8)}$ (LMH6624)	Sourcing to Ground		100	156		
			-40°C ≤ T _J ≤ 125°C	85			
				100	156		
	Output about airquit aurrent	Sinking to Ground $\Delta V_{IN} = -200 \text{ mV}^{(7)(8)}$	-40°C ≤ T _J ≤ 125°C	85			A
I _{SC}	Output short circuit current	(LMH6626)		65	120		mA
		Sourcing to Ground $\Delta V_{IN} = 200 \text{ mV}^{(7)(8)}$	-40°C ≤ T _J ≤ 125°C	55			
		(LMH6626)		65	120		
		Sinking to Ground $\Delta V_{IN} = -200 \text{ mV}^{(7)(8)}$	-40°C ≤ T _J ≤ 125°C	55			
1	Output aurrant	(LMH6624) Sourcing, $V_O = +4.3 \text{ V}$ Sinking, $V_O = -4.3 \text{ V}$			100		A
l _{OUT}	Output current	(LMH6626) Sourcing, $V_O = +4.3 \text{ V}$ Sinking, $V_O = -4.3 \text{ V}$			80		mA
POWEF	RSUPPLY			•			
DCDD	Downer aumaly rejection self-	V 15 4 V to 10 0 V		82	88		٩D
PSRR	Power supply rejection ratio	$V_S = \pm 5.4 \text{ V to } \pm 6.6 \text{ V}$	-40°C ≤ T _J ≤ 125°C	80			dB
	Cupply ourrant (nor chaireal)	No Lood			12	16	A
l _S	Supply current (per channel)	No Load	-40°C ≤ T _J ≤ 125°C			18	mA

⁽⁷⁾ Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

⁽⁸⁾ Short circuit test is a momentary test. Output short circuit duration is 1.5 ms.



6.7 Typical Characteristics







Figure 1. Voltage Noise vs. Frequency







 $V_O = 2 Vpp$






Figure 3. Inverting Frequency Response









 $R_F = 500 \ \Omega$ $V_O = 2 Vpp$

 $V_{IN} = 5 \text{ mVpp}$ $R_L = 100 \ \Omega$

Figure 6. Non-Inverting Frequency Response

INSTRUMENTS

Typical Characteristics (continued)





Figure 7. Open Loop Frequency Response **Over Temperature**



 $R_L=100\;\Omega$

Figure 8. Open Loop Frequency Response **Over Temperature**




Figure 9. Frequency Response with Cap. Loading




Figure 10. Frequency Response with Cap. Loading




Figure 11. Frequency Response with Cap. Loading




Figure 12. Frequency Response with Cap. Loading

Submit Documentation Feedback

Copyright © 2002-2014, Texas Instruments Incorporated



Typical Characteristics (continued)




Figure 13. Non-Inverting Frequency Response Varying VIN




Figure 14. Non-Inverting Frequency Response Varying VIN




Figure 15. Non-Inverting Frequency Response Varying V_{IN} (LMH6624)

 $R_F = 500 \ \Omega$

 $R_F = 500 \Omega$




Figure 16. Non-Inverting Frequency Response Varying V_{IN} (LMH6626)




Figure 17. Non-Inverting Frequency Response Varying V_{IN} (LMH6624)




Figure 18. Non-Inverting Frequency Response Varying V_{IN} (LMH6626)

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 19. Sourcing Current vs. V_{OUT} (LMH6624)




Figure 20. Sourcing Current vs. V_{OUT} (LMH6626)




Figure 21. Sourcing Current vs. V_{OUT} (LMH6624)




Figure 22. Sourcing Current vs. V_{OUT} (LMH6626)




Figure 23. V_{OS} vs. V_{SUPPLY} (LMH6624)




Figure 24. V_{OS} vs. V_{SUPPLY} (LMH6626)

Submit Documentation Feedback

Copyright © 2002–2014, Texas Instruments Incorporated



Typical Characteristics (continued)




Figure 25. Sinking Current vs. V_{OUT} (LMH6624)




Figure 26. Sinking Current vs. V_{OUT} (LMH6626)




Figure 27. Sinking Current vs. V_{OUT} (LMH6624)




Figure 28. Sinking Current vs. V_{OUT} (LMH6626)




Figure 29. IOS vs. VSUPPLY





Figure 30. Crosstalk Rejection vs. Frequency (LMH6626)

TEXAS INSTRUMENTS


Typical Characteristics (continued)



Product Folder Links: LMH6624 LMH6626



Typical Characteristics (continued)




$$V_S = \pm 2.5 \text{ V}$$

 $V_O = 1 \text{ Vpp}$

$$A_V = +10$$

Figure 37. Non-Inverting Large Signal Pulse Response


 $R_L = 100 \ \Omega$



 $R_L = 100 \ \Omega$


$$V_S = \pm 6 \text{ V}$$
 $V_C = 1 \text{ Vnn}$

 $V_O = 1 \text{ Vpp}$ $A_V = +20$



 $V_S = \pm 2.5 \text{ V}$ $V_O = 200 \text{ mv}$

 $R_L = 100 \Omega$



 $V_S = \pm 6 \ V \\ V_O = 500 \ mv$ $R_L = 100 \ \Omega$

 $V_0 = 500 \text{ mV}$ $A_V = +20$

Figure 40. Non-Inverting Small Signal Pulse Response





Figure 41. PSRR vs. Frequency



 $V_S = \pm 6 V$

Figure 42. PSRR vs. Frequency

Product Folder Links: LMH6624 LMH6626



Typical Characteristics (continued)




Figure 46. Amplifier Peaking with Varying R_{F}

Figure 45. Amplifier Peaking with Varying R_F



7 Detailed Description

7.1 Overview

The LMH6624 and LMH6626 devices are very wide gain bandwidth, ultra low noise voltage feedback operational amplifiers. Their excellent performances enable applications such as medical diagnostic ultrasound, magnetic tape & disk storage and fiber-optics to achieve maximum high frequency signal-to-noise ratios. The set of characteristic plots in *Typical Characteristics* illustrates many of the performance trade-offs. The following discussion will demonstrate the proper selection of external components to achieve optimum system performance.

7.2 Feature Description

7.2.1 Bias Current Cancellation

To cancel the bias current errors of the non-inverting configuration, the parallel combination of the gain setting (R_g) and feedback (R_f) resistors should equal the equivalent source resistance (R_{seq}) as defined in Figure 47. Combining this constraint with the non-inverting gain equation also seen in Figure 47, allows both R_f and R_g to be determined explicitly from the following equations:

$$R_{f} = A_{V}R_{seq} \tag{1}$$

$$R_{q} = R_{t}/(A_{V}-1) \tag{2}$$

When driven from a $0-\Omega$ source, such as the output of an op amp, the non-inverting input of the LMH6624 and LMH6626 should be isolated with at least a 25- Ω series resistor.

As seen in Figure 48, bias current cancellation is accomplished for the inverting configuration by placing a resistor (R_b) on the non-inverting input equal in value to the resistance seen by the inverting input ($R_f||(R_g+R_s)$). R_b should to be no less than 25 Ω for optimum LMH6624 and LMH6626 performance. A shunt capacitor can minimize the additional noise of R_b .




Figure 47. Non-Inverting Amplifier Configuration

Submit Documentation Feedback






Figure 48. Inverting Amplifier Configuration

7.2.2 Total Input Noise vs. Source Resistance

To determine maximum signal-to-noise ratios from the LMH6624 and LMH6626, an understanding of the interaction between the amplifier's intrinsic noise sources and the noise arising from its external resistors is necessary.

Figure 49 describes the noise model for the non-inverting amplifier configuration showing all noise sources. In addition to the intrinsic input voltage noise (e_n) and current noise $(i_n = i_n^+ = i_n^-)$ source, there is also thermal voltage noise $(e_t = \sqrt{(4KTR)})$ associated with each of the external resistors. Equation 3 provides the general form for total equivalent input voltage noise density (e_{ni}) . Equation 4 is a simplification of Equation 3 that assumes $R_f||R_g = R_{seq}$ for bias current cancellation. Figure 50 illustrates the equivalent noise model using this assumption. Figure 51 is a plot of e_{ni} against equivalent source resistance (R_{seq}) with all of the contributing voltage noise sources of Equation 4. This plot gives the expected e_{ni} for a given (R_{seq}) which assumes $R_f||R_g = R_{seq}$ for bias current cancellation. The total equivalent output voltage noise (e_{no}) is $e_{ni}^*A_V$.




Figure 49. Non-Inverting Amplifier Noise Model

$$e_{ni} = \sqrt{e_n^2 + (i_{n+} R_{Seq})^2 + 4kTR_{Seq} + (i_{n-} (R_f || R_g))^2 + 4kT(R_f || R_g)}$$
(3)

Submit Documentation Feedback






Figure 50. Noise Model with $R_f || R_g = R_{seq}$

$$e_{ni} = \sqrt{e_n^2 + 2(i_n R_{Seq})^2 + 4kT(2R_{Seq})}$$

As seen in Figure 51, e_{ni} is dominated by the intrinsic voltage noise (e_n) of the amplifier for equivalent source resistances below $26~\Omega$. Between $26~\Omega$ and $3.1~k\Omega$, e_{ni} is dominated by the thermal noise $(e_t = \sqrt{(4kT(2R_{seq}))})$ of the equivalent source resistance R_{seq} . Above $3.1~k\Omega$, e_{ni} is dominated by the amplifier's current noise $(i_n = \sqrt{2} i_n R_{seq})$. When $R_{seq} = 283~\Omega$ (that is, $R_{seq} = e_n/\sqrt{2}~i_n$) the contribution from voltage noise and current noise of LMH6624 and LMH6626 is equal. For example, configured with a gain of +20V/V giving a -3 dB of 90 MHz and driven from $R_{seq} = Rf \mid\mid Rg = 25~\Omega~(e_{ni} = 1.3~nV\sqrt{Hz})$ from Figure 51), the LMH6624 produces a total output noise voltage $(e_{ni} \times 20~V/V \times \sqrt{(1.57 \times 90~MHz)})$ of 309 μ Vrms.




Figure 51. Voltage Noise Density vs. Source Resistance

If bias current cancellation is not a requirement, then $R_f \parallel R_g$ need not equal R_{seq} . In this case, according to Equation 3, $R_f \parallel R_g$ should be as low as possible to minimize noise. Results similar to Equation 3 are obtained for the inverting configuration of Figure 48 if R_{seq} is replaced by R_b and R_g is replaced by $R_g + R_s$. With these substitutions, Equation 3 will yield an e_{ni} referred to the non-inverting input. Referring e_{ni} to the inverting input is easily accomplished by multiplying e_{ni} by the ratio of non-inverting to inverting gains.

(4)



7.2.3 Noise Figure

Noise Figure (NF) is a measure of the noise degradation caused by an amplifier.

NF = 10LOG
$$\left\{ \frac{S_i / N_i}{S_0 / N_0} \right\}$$
 = 10LOG $\left\{ \frac{e_{ni}^2}{e_t^2} \right\}$ (5)

The Noise Figure formula is shown in Equation 5. The addition of a terminating resistor R_T , reduces the external thermal noise but increases the resulting NF. The NF is increased because R_T reduces the input signal amplitude thus reducing the input SNR.

NF = 10 LOG
$$\left[\frac{e_{n}^{2} + i_{n}^{2} (R_{Seq}^{2} + (R_{f}||R_{g})^{2}) + 4KT (R_{Seq} + (R_{f}||R_{g}))}{4KT (R_{Seq} + (R_{f}||R_{g}))} \right]$$
(6)

The noise figure is related to the equivalent source resistance (R_{seq}) and the parallel combination of R_f and R_g . To minimize "Noise Figure":

- Minimize R_f || R_q
- Choose the Optimum R_S (R_{OPT})

R_{OPT} is the point at which the NF curve reaches a minimum and is approximated by:

$$R_{OPT} \approx \frac{e_n}{i_n}$$
 (7)

7.2.4 Low Noise Integrator

The LMH6624 and LMH6626 devices implement a deBoo integrator shown in Figure 52. Positive feedback maintains integration linearity. The low input offset voltage of the LMH6624 and LMH6626 devices and matched inputs allow bias current cancellation and provide for very precise integration. Keeping $R_{\rm G}$ and $R_{\rm S}$ low helps maintain dynamic stability.

$$V_{O} \cong V_{IN} \xrightarrow{K_{O}} K_{O} = 1 + \frac{R_{F}}{R_{G}}$$

$$R_{B}$$

$$V_{IN}$$

$$C$$

$$R_{F} = R_{B}$$

$$R_{G} = R_{S}||R$$

$$R_{O} = 1 + \frac{R_{F}}{R_{G}}$$

$$R_{R}$$

$$R_{G} = R_{S}||R$$

Figure 52. Low Noise Integrator

0 Submit Documentation Feedback



7.2.5 High-gain Sallen-key Active Filters

The LMH6624 and LMH6626 devices are well suited for high gain Sallen-Key type of active filters. Figure 53 shows the 2nd order Sallen-Key low pass filter topology. Using component predistortion methods discussed in Application Note OA-21, *Component Pre-Distortion for Sallen Key Filters* (SNOA369) will enable the proper selection of components for these high-frequency filters.





Figure 53. Sallen-Key Active Filter Topology

7.2.6 Low Noise Magnetic Media Equalizer

The LMH6624 and LMH6626 devices implement a high-performance low noise equalizer for such application as magnetic tape channels as shown in Figure 54. The circuit combines an integrator with a bandpass filter to produce the low noise equalization. The circuit's simulated frequency response is illustrated in Figure 55.



$$\frac{V_{0}}{V_{1N}} = K_{0} \left(\frac{sC_{1}R_{1} + 1}{sC_{1}(R_{1} + R) + 1} - \left(\frac{R_{f}}{R_{f} + R_{g}} \right) \frac{sLR_{g}}{s^{2}LCR_{2}R_{g} + sL(R_{2} + R_{g}) + R_{2}R_{g}} \right)$$

Figure 54. Low Noise Magnetic Media Equalizer

Product Folder Links: LMH6624 LMH6626




Figure 55. Equalizer Frequency Response

7.3 Device Functional Modes

7.3.1 Single Supply Operation

The LMH6624 and LMH6626 devices can be operated with single power supply as shown in Figure 56. Both the input and output are capacitively coupled to set the DC operating point.




Figure 56. Single Supply Operation

22 Submit Documentation Feedback



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

A Transimpedance amplifier is used to convert the small output current of a photodiode to a voltage, while maintaining a near constant voltage across the photodiode to minimize non-linearity. Extracting the small signal requires high gain and a low noise amplifier, and therefore, the LMH6624 and LMH6626 devices are ideal for such an application in order to maximize SNR. Furthermore, because of the large gain (R_F value) needed, the device used must be high speed so that even with high noise gain (due to the interaction of the feedback resistor and photodiode capacitance), bandwidth is not heavily impacted.

Figure 47 implements a high-speed, single supply, low-noise Transimpedance amplifier commonly used with photo-diodes. The transimpedance gain is set by R_F.

8.2 Typical Application




Figure 57. LMH6624 Application Schematic

Product Folder Links: LMH6624 LMH6626



Typical Application (continued)

8.2.1 Design Requirements

Figure 58 shows the Noise Gain (NG) and transfer function (I-V Gain). As with most Transimpedance amplifiers, it is required to compensate for the additional phase lag (Noise Gain zero at f_Z) created by the total input capacitance: C_D (diode capacitance) + C_{CM} (LMH6624 CM input capacitance) + C_{DIFF} (LMH6624 DIFF input capacitance) looking into R_F . This is accomplished by placing C_F across R_F to create enough phase lead (Noise Gain pole at f_P) to stabilize the loop.




Figure 58. Transimpedance Amplifier Noise Gain and Transfer Function

8.2.2 Detailed Design Procedure

The optimum value of C_F is given by Equation 8 resulting in the I-V -3dB bandwidth shown in Equation 9, or around 124 MHz in this case, assuming GBWP = 1.5 GHz, C_{CM} (LMH6624 CM input capacitance) = 0.9 pF, and C_{DIFF} (LMH6624 DIFF input capacitance) = 2 pF. This C_F value is a "starting point" and C_F needs to be tuned for the particular application as it is often less than 1 pF and thus is easily affected by board parasitics.

Optimum C_F Value:

$$C_{F} = \sqrt{\frac{C_{IN}}{2\pi (GBWP)R_{F}}}$$
(8)

Resulting -3dB Bandwidth:

$$f_{.3dB} \cong \sqrt{\frac{GBWP}{2\pi R_F C_{IN}}}$$
(9)

Equation 10 provides the total input current noise density (i_{ni}) equation for the basic Transimpedance configuration and is plotted against feedback resistance (R_F) showing all contributing noise sources in Figure 59. The plot indicates the expected total equivalent input current noise density (i_{ni}) for a given feedback resistance (R_F) . This is depicted in the schematic of Figure 60 where total equivalent current noise density (i_{ni}) is shown at the input of a noiseless amplifier and noiseless feedback resistor (R_F) . The total equivalent output voltage noise density (e_{no}) is $i_{ni} * R_F$. Noise Equation for Transimpedance Amplifier:

$$i_{ni} = \sqrt{i_n^2 + \left(\frac{e_n}{R_f}\right)^2 + \frac{4kT}{R_f}}$$
 (10)

Submit Documentation Feedback



Typical Application (continued)




Figure 59. Current Noise Density vs. Feedback Resistance




Figure 60. Transimpedance Amplifier Equivalent Input Source Mode

From Figure 61, it is clear that with the LMH6624 extremely low-noise characteristics, for $R_{\text{F}} < 3~\text{k}\Omega,$ the noise performance is entirely dominated by R_{F} thermal noise. Only above this R_{F} threshold, the input noise current (in) of LMH6624 becomes a factor and at no R_{F} setting does the LMH6624 input noise voltage play a significant role. This noise analysis has ignored the possible noise gain increase, due to photo-diode capacitance, at higher frequencies.

8.2.3 Application Curve




Figure 61. Current Noise Density vs. Feedback Resistance

Submit Documentation Feedback



9 Power Supply Recommendations

The LMH6624 and LMH6626 devices can operate off a single supply or with dual supplies as long as the input CM voltage range (CMIR) has the required headroom to either supply rail. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.

10 Layout

10.1 Layout Guidelines

TI suggests the copper patterns on the evaluation boards shown in Figure 62 and Figure 63 as a guide for high frequency layout. These boards are also useful as an aid in device testing and characterization. As is the case with all high-speed amplifiers, accepted-practice RF design technique on the PCB layout is mandatory. Generally, a good high frequency layout exhibits a separation of power supply and ground traces from the inverting input and output pins as shown in Figure 62. Parasitic capacitances between these nodes and ground may cause frequency response peaking and possible circuit oscillations. See Application Note OA-15, *Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers* (SNOA367) for more information. Use high quality chip capacitors with values in the range of 1000 pF to 0.1 μ F for power supply bypassing as shown in Figure 62. One terminal of each chip capacitor is connected to the ground plane and the other terminal is connected to a point that is as close as possible to each supply pin as allowed by the manufacturer's design rules. In addition, connect a tantalum capacitor with a value between 4.7 μ F and 10 μ F in parallel with the chip capacitor. Signal lines connecting the feedback and gain resistors should be as short as possible to minimize inductance and microstrip line effect as shown in Figure 63. Place input and output termination resistors as close as possible to the input/output pins. Traces greater than 1 inch in length should be impedance matched to the corresponding load termination.

Symmetry between the positive and negative paths in the layout of differential circuitry should be maintained to minimize the imbalance of amplitude and phase of the differential signal.

Component value selection is another important parameter in working with high speed and high performance amplifiers. Choosing external resistors that are large in value compared to the value of other critical components will affect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These parasitic capacitors could either be inherent to the device or be a by-product of the board layout and component placement. Moreover, a large resistor will also add more thermal noise to the signal path. Either way, keeping the resistor values low will diminish this interaction. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation and high distortion.


DEVICE	PACKAGE	EVALUATION BOARD PART NUMBER
LMH6624MF	SOT-23-5	LMH730216
LMH6624MA	SOIC-8	LMH730227
LMH6626MA	SOIC-8	LMH730036
LMH6626MM	VSSOP-8	LMH730123

Product Folder Links: LMH6624 LMH6626




10.2 Layout Example

Decoupling caps (C1, and C2) placed as close as possible to device power supply pins



Continuous ground plane (except under components and sensitive nodes)

Figure 62. LMH6624 and LMH6626 EVM Board Layout Example



RF and RGa
placed on board
bottom to
minimize
summing junction
parasitics by
reducing trace
length

EVM Board Layout Example

Figure 63. LMH6624 and LMH6626 EVM Board Layout Example

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- Absolute Maximum Ratings for Soldering (SNOA549)
- Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers, Application Note OA-15 (SNOA367)
- Semiconductor and IC Package Thermal Metrics (SPRA953)

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMH6624	Click here	Click here	Click here	Click here	Click here
LMH6626	Click here	Click here	Click here	Click here	Click here

11.3 Trademarks

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMH6624 LMH6626

www.ti.com 3-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMH6624MA	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 125	LMH66 24MA	
LMH6624MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 24MA	Samples
LMH6624MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 24MA	Samples
LMH6624MF	NRND	SOT-23	DBV	5	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	A94A	
LMH6624MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A94A	Samples
LMH6624MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A94A	Samples
LMH6626MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 26MA	Samples
LMH6626MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 26MA	Samples
LMH6626MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A98A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 3-Jun-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6624MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6624MF	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6624MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6624MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6626MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6626MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6624MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6624MF	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMH6624MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMH6624MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMH6626MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6626MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

7 III GITTIOTOTOTO GITO TIOTITIGA								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMH6624MA	D	SOIC	8	95	495	8	4064	3.05
LMH6624MA	D	SOIC	8	95	495	8	4064	3.05
LMH6624MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6626MA/NOPB	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated