

ADVANCED CAR SIGNAL PROCESSOR

- FULLY INTEGRATED SIGNAL PROCESSOR OPTIMIZED FOR CAR RADIO APPLICATIONS
- **E FULY PROGRAMMABLE BY I²C BUS**
- INCLUDES AUDIOPROCESSOR, STEREO-DECODER WITH NOISE BLAMKER AND MULTIPATH DETECTOR
- SOFTMUTE FUNCTION
- PROGRAMMABLE ROLL-OFF **COMPENSATION**
- NO EXTERNAL COMPONENTS

DESCRIPTION

The TDA7411 is the successor of the TDA7407 in the CSP family introduced by the TDA7460/61. It uses the same innovative concepts and design technologies allowing fully software programmability through I²C bus and overall cost optimization for the system designer.

The device includes a three band audio processor with extended configurable input and output stag-

es and absence of external components for filter settings, a last generation stereo decoder with multi path detector and a sophisticated stereo blend, high cut control and noise cancellation circuitry.

Strength points of the CSP approach are flexibility τ_{d} , τ verall cost/room saving in the application, cos _n combined with high performances.

October 2003

ABSOLUTE MAXIMUM RATINGS

SUPPLY

ESD

All pins are protected against ESD according to the MIL883 standard.

PIN CONNECTION (Top view)

THERMAL DATA

 \sqrt{M}

PIN DESCRIPTION

Pin type legenda: I = Input ; O = Output; I/O = Input/Output; S = Supply; nc = not connected.

 $\sqrt{1}$

AUDIO PROCESSOR PART

Input Multiplexer

- full differential stereo input configurable as quasi-differential input
- quasi differential auxiliary stereo input
- mini disk stereo input configurable as mono differential input
- compact disk stereo input
- mono differential navigation input
- AM mono input
- second multiplexer for sub channel output

Volume control

- 1dB attenuator
- Max. gain 15dB
- Max. attenuation 79dB

Bass Control

- 2nd order frequency response
- Center frequency programmable in 4(5) steps
- DC gain programmable
- $-$ ±15 x 1dB steps

Mid Control

- 2nd order frequency response
- Center frequency programmable in 4 steps
- Q-factor programmable in 2 steps
- $-$ ±15 x 1dB steps

Treble Control

- 2nd order frequency response
- Center frequency programmable in 4 steps
- $-$ ±15 x 1dB steps

Speaker Control

- 6 independent speaker controls in 1dB steps
- max. gain 15dB
- max. attenuation 79dB
- implemented soft mute capability
- speaker input multiplexer

Mute Functions

- independent direct fast mute controlled by I^2C interface
- independent soft mute for Front L/R, Rear and Free controlled by 1^2C interface
- digitally controlled soft mute with 4 programmable mute-times
- pin controlled soft mute

soft mute monitor function @ Mute pin

Obsolete Product(s)

ELECTRICAL CHARACTERISTICS

 \overline{SI}

(V_S = 8V; T_{amb} = 25°C; R_L = 10K Ω ; all gains = 0dB; f = 1KHz; unless otherwise specified)

ELECTRICAL CHARACTERISTICS (continued)

(V_S = 8V; T_{amb} = 25°C; R_L = 10K Ω ; all gains = 0dB; f = 1KHz; unless otherwise specified)

 $\sqrt{1}$

ELECTRICAL CHARACTERISTICS (continued)

(V_S = 8V; T_{amb} = 25°C; R_L = 10K Ω ; all gains = 0dB; f = 1KHz; unless otherwise specified)

1) The SM and AFS pin are active low (Mute $= 0$)

2) See description of Audio processor Part section 1.8.

 $\sqrt{27}$

DESCRIPTION OF THE AUDIOPROCESSOR PART

Input Multiplexer

- CDCH full differential input configurable as quasi-differential input
- auxiliary quasi-differential input
- CD stereo
- MD stereo configurable as mono-differential phone input
- mono-differential NV input
- AM mono
- and stereo decoder input.

Figure 1. Input Selectors TDA7411

8/43

Input stages

In the basic configuration one full differential, one quasi-differential, two single ended stereo, one monodifferential and two tuner (AM and MPX) inputs are available. In addition the ac coupling input Acin0 can be used as single ended input for the input multiplexer.

The full-differential input can be switched into quasi-differential mode (see Fig. 2) and the MD single ended input can be used as mono-differential input (see Fig.1).

Figure 2. Full differential input

AutoZero

In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain-stage would be transferred or even amplified to the output. To avoid that effect a special Offset-cancellation-stage called AutoZero is implemented. This stage is located after the In-Gain-stage to eliminate all offsets generated by the stereo decoder, the Input-Stages and the In-Gain (Please notice that externally generated offsets, e.g. generated through the leakage current of the coupling capacitors, are not canceled).

The auto-zeroing is started every time the DATA-BYTE 0 is selected and takes a time of max. 0.3ms. To avoid audible clicks the audio processor is muted before the tone control stage during this time.

AutoZero-Remain

In some cases, for example if the μ P is executing a refresh cycle of the IIC-Bus-programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7411 could be switched in the **AutoZero-Remain-Mode** (Bit 6 of the sub address byte). If this bit is set to high, the DATABYTE 0 could be loaded without invoking the AutoZero and the old adjustment-value remains.

Sub Channel Multiplexer

All input stages are available as source in the sub channel multiplexer. The selected source is buffered and available at the pins SubR, SubL.

Mute Capability of Audio Processor

The main channel and the sub channel of the TDA7411 can be muted after the Source selectors. This mute (no soft mute!) must be started by I^2C bus.

The digitally controlled SoftMute stages are placed in the speaker and allow muting/demuting of the signal with an I²C-bus programmable slope. The mute process can either be activated by the SoftMute pin or by the 1^2 C-bus. The slope is realized in a special S-shaped curve to mute slowly in the critical regions (see Figure 3).

Figure 3. Soft mute-Timing

Note: Please notice that a started Mute-action is always terminated and could not be interrupted by a change of the mute -signal.

Using the IIC bus control the soft mute can be activated independently for FrontL, FrontR, Rear and Free. For timing purposes the Bit 3 of the I2C-bus output register is set to 1 as soon as the soft mute of any speaker is started until the end of demuting of all speakers. The Mute pin is able to work as monitor for the same signal. The standard function of the pin is not influenced by the monitor function.

冈

Bass

There are four parameters programmable in the bass stage:

Attenuation

Figure 4 shows the attenuation as a function of frequency at a center frequency of 80Hz.

Figure 4. Bass Control @ $f_C = 80$ **Hz, Q = 1**

Center Frequency

Figure 5 shows the four possible center frequencies 60, 70, 80 and 100Hz.

Figure 5.

 $\sqrt{27}$

Quality Factors

Figure 6 shows the four possible quality factors 1, 1.25, 1.5 and 2.

Figure 6. Bass Quality factors @ Gain = 14dB, f_C = 80Hz

DC Mode

In this mode the DC-gain is increased by 5.1dB. In addition the programmed center frequency and quality factor is decreased by 25%, which can be used to reach alternative center frequencies or quality factors.

Figure 7. Bass normal and DC Mode @ Gain = 14dB, f_C = 80Hz

Note: In general the center frequency, Q and DC-mode can be set independently. The exception from this rule is the mode (5/xx1111xx) where the center frequency is set to 150Hz instead of 100Hz.

 \sqrt{M}

MID

There are 3 parameters programmable in the mid stage:

Attenuation

Figure 8 shows the attenuation as a function of frequency at a center frequency of 1kHz.

Figure 8. Mid Control @ $f_C = 1$ **kHz, Q = 1**

Center Frequency

Figure 9 shows the four possible center frequencies 500Hz, 1kHz, 1.5kHz and 2kHz.

Figure 9.

Quality Factor

Figure 10 shows the two possible quality factors 1 and 2 at a center frequency of 1kHz.

Figure 10. Mid Q-factor @ f_C = 1kHz, Gain=14dB

TREBLE

There are two parameters programmable in the treble stage:

Attenuation

Figure 11 shows the attenuation as a function of frequency at a center frequency of 17.5kHz.

Figure 11. Treble Control @ f_C = 17.5kHz

 \sqrt{M}

Center Frequency

Figure 12 shows the four possible center frequencies 10k, 12.5k, 15k and 17.5kHz.

Figure 12. Treble Center Frequencies @ Gain = 14dB

Speaker Coupling

In some applications additional signal manipulations are desired, for example surround-sound or moreband-equalizing. For this purpose an AC-Coupling with four different AC-Coupling inputs is placed before the speaker-attenuators.

The input-impedance of the AC-Inputs is always 50kΩ with exception of AC input ACin1, which has programmable input impedance. For ACin3 exists an internal mixing stage and an internal mono low pass filter, which is available as input only for the speaker FreeL/R.

There are two possibilities for internal DC Coupling:

- main channel after the bass filter
- main channel after the middle filter (same as at ACout pin)

The I²C bus programming tables shows the possible speaker sources.

 $\sqrt{27}$

Low Pass Filter

Figure 13 shows the five possible corner frequencies of the low pass filter:

Figure 13. Low Pass Corner Frequencies

Anti-Radiation-Filter

An Anti-Radiation-Filter is implemented to suppress the radiation at the SC-clock-frequency and its harmonics. This radiation is only present if the stereo decoder is selected and/or SC-Filters are active (<>0dB). If not, the filter can be switched off in order to optimize the noise-performance.

Speaker Attenuator

The speaker-attenuators have exactly the same control range like the Volume-stage. Every stereo speaker stage has an implemented independently I^2C controlled and Mute pin controlled SoftMute stage (see section mute capability of AP).

 \sqrt{M}

STEREODECODER PART

Features:

.

- no external components necessary
- PLL with adjustment free, fully integrated VCO
- automatic pilot dependent MONO/STEREO switching
- very high suppression of intermodulation and interference
- programmable Roll-Off compensation
- dedicated RDS-Soft mute
- High cut- and Stereo blend-characteristics programmable in a wide range
- internal Noise blanker with several threshold controls
- alternative frequency search function
- Multipath-detector with programmable internal/external influence
- $-$ I²C-bus control of all necessary functions

ELECTRICAL CHARACTERISTICS

($V_S = 8V$; deemphasis time constant = $50\mu s$, $V_{MPX} = 500$ mV(75KHz deviation), fm= 1KHz, Gv = 6dB, $T_{amb} = 27^{\circ}$ C; unless otherwise specified)

ST

ELECTRICAL CHARACTERISTICS (continued)

($V_S = 8V$; deemphasis time constant = $50\mu s$, $V_{MPX} = 500$ mV(75KHz deviation), fm= 1KHz, Gv = 6dB, $T_{amb} = 27^{\circ}$ C; unless otherwise specified)

Notes to the characteristics:

1. Intermodulation Suppression:

$$
\alpha 2 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at1kHz)}}; f_s = (2 \times 10kHz) - 19kHz
$$

$$
\alpha 3 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at1kHz)}}; f_s = (3 \times 13kHz) - 38kHz
$$

measured with: 91% pilot signal; fm = 10kHz or 13kHz.

2. Traffic Radio (V.F.) Suppression: measured with: 91% stereo signal; 9% pilot signal; fm=1kHz; 5% sub-

$$
\overline{\mathbf{S}\mathbf{I}}
$$

carrier (f = 57 kHz, fm = 23 Hz AM, m = 60%)

$$
\alpha 57(V.W > F.) = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at1kHz ± 23kHz)}}
$$

3. SCA (Subsidiary Communications Authorization) measured with: 81% mono signal; 9% pilot signal; fm = 1kHz; 10%SCA - subcarrier (fs = 67kHz, unmodulated).

$$
\alpha 67 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at9kHz)}}; F_s = (2 \times 38kHz) - 67kHz
$$

4. ACI (Adjacent Channel Interference):

$$
\alpha 114 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at4kHz)}}; F_s = 110kHz - (3 x 38kHz)
$$

$$
\alpha 114 = \frac{V_{O(signal)(at1kHz)}}{V_{O(spurious)(at4kHz)}}; F_s = 186kHz - (5 x 38kHz)
$$

measured with: 90% mono signal; 9% pilot signal; fm =1kHz; 1% spurious signal(fs = 110kHz or 186kHz,

unmodulated).

NOISE BLANKER PART

Features:

- internal 2nd order 140kHz high-pass filter

- programmable trioner that unmodulated).

NOISE BLANKER PART

Features:

- internal 2nd order 140kHz high-pass filter
- programmable trigger threshold
- trigger threshold dependent on high frequency noise with programmable gain
- additional circuits for deviation- and fieldstrength-dependent trigger adjustment
- very low offset current during hold time due to opamps with MOS inputs
- 4 selectable pulse suppression times
- programmable noise rectifier charge/discharge current

ELECTRICAL CHARACTERISTICS (continued)

ELECTRICAL CHARACTERISTICS (continued)

(c) = by design/characterization functionally guaranteed through dedicated test mode structure

0) All Thresholds are measured using a pulse with TR = 2µs, TH_{IGH} = 2µs and T_F = 10µs. The repetition rate must not increase the PEAK voltage.

Figure 14. Timing

1) NBT represents the Noiseblanker Byte bits D_2 , D_0 for the noise blanker trigger threshold

2) NAT represents the Noiseblanker Byte bit pair D_4 , D_3 for the noise controlled triggeradjustment

3) OVD represents the Noiseblanker Byte bit pair D_7 , D_6 for the over deviation detector

4) FSC represents the Fieldstrength Byte bit pair D_1 , D_0 for the fieldstrength control

5) BLT represents the Speaker RR Byte bit pair D₇, D₆ for the blanktime adjustment

6) NRD represents the Configuration-Byte bit pair D₁, D₀ for the noise rectifier discharge-adjustment $7)$ PCH represents the Stereodecoder-Byte bit D₅ for the noise rectifier charge-current adjustment

8) MPNB represents the HighCut-Byte bit D₇ and the Fieldstrength-Byte D₇ for the noise rectifier multipath adjustment

Figure 15. Trigger Threshold vs. VPEAK

Figure 17. Field strength Controlled Trigger Adjustment

 $\sqrt{1}$

MULTIPATH DETECTOR

Features:

- internal 19kHz band-pass filter
- programmable band-pass and rectifier gain
- two pin solution fully independent usable for external programming
- selectable internal influence on Stereoblend

ELECTRICAL CHARACTERISTICS (continued)

QUALITY DETECTOR

ELECTRICAL CHARACTERISTICS (continued)

冈

FUNCTIONAL DESCRIPTION OF STERO DECODER

Figure 18. Block diagram of the stereo decoder

The stereo decoder-part of the TDA7411 (see Fig. 18) contains all functions necessary to demodulate the MPX-signal like pilot tone-dependent MONO/STEREO-switching as well as "stereoblend" and "highcut". Adaptations like programmable input gain, roll-off compensation, selectable deemphasis time constant and a programmable field strength input allow using different IF-devices.

InGain + Infilter

The InGain stage allows adjusting the MPX-signal to a magnitude of about 1Vrms internally, which is the recommended value. The 4.th order input filter has a corner frequency of 80kHz and is used to attenuate spikes and noise and acts as an anti-aliasing filter for the following switch capacitor filters.

Demodulator

Mannes and noise and costal and the fight channel are sparsed from the NPX-signal information and the production of the DAT411 (see Fig. 18) contains all functions necessary to demodulate the MPX-signal like pilot tone-dep In the demodulator block the left and the right channel are separated from the MPX-signal. In this stage also the 19-kHz pilot tone is canceled. For reaching a high channel separation the TDA7411 offers an I2Cbus programmable roll-off adjustment, which is able to compensate the low pass behavior of the tuner section. If the tuner's attenuation at 38kHz is in a range from 13.8% to 24.6% the A673 needs no external network in front of the MPX-pin. Within this range an adjustment to obtain at least 40dB channel separation is possible. The bits for this adjustment are located together with the field strength adjustment in one byte. This gives the possibility to perform an optimization step during the production of the car radio where the channel separation and the field strength control are trimmed. The setup of the stereoblend characteristics, which is programmable in a wide range.

Deemphasis and Highcut

The deemphasis low pass allows to choose between a time constant of 50µs and 75µs (bit D7, stereo decoder byte). The highcut control range will be in both cases $\tau_{HC} = 2x \tau_{Depmp}$. Inside the highcut control range (between VHCH and VHCL) the LEVEL signal is converted into a 5-bit word, which controls the low pass time constant between τ_{Deemo} ...3x τ_{Deemo} . Thereby the resolution will remain always 5 bits indepen-

dently of the absolute voltage range between the VHCH- and VHCL-values. The highcut function can be switched off by I2C-bus (bit D7, Field strength byte set to "0"). The setup of the highcut characteristics is described in 2.9.

PLL and Pilot tone-Detector

The PLL has the task to lock on the 19kHz pilot tone during a stereo-transmission to allow a correct demodulation. The included pilot tone-detector enables the demodulation if the pilot tone reaches the selected pilot tone threshold VPTHST. Two different thresholds are available. By reading the status byte of the A673 via I^2C -bus the detector output (signal STEREO, see block diagram) can be checked.

Field Strength Control

The field strength input is used to control the highcut- and the stereoblend-function. In addition the signal can be also used to control the noise blanker thresholds and as input for the multipath detector.

LEVEL-Input and -Gain

To suppress undesired high frequency modulation on the highcut- and stereoblend-function the LEVEL signal is low pass filtered firstly. The filter is a combination of a 1.st-order RC-low pass at 53kHz (working as anti-aliasing filter) and a 1.st-order switched capacitor low pass at 2.2kHz. The second stage is a programmable gain stage to adapt the LEVEL signal internally to different IF-devices (see test mode section 5: LEVELINTERN). The gain is widely programmable in 16 steps from 0dB to 10dB (step=0.67dB). These 4 bits are located together with the Roll-Off bits in the "Stereo decoder-Adjustment"-byte to simplify a possible adaptation during the production of the car radio.

Stereoblend Control

The stereoblend control block converts the internal LEVEL-voltage (LEVELINTERN) into a demodulator compatible analog signal, which is used to control the channel separation between 0dB and the maximum separation. Internally this control range has a fixed upper limit, which is the internal reference voltage REF5V. The lower limit can be programmed between 29.2 and 58% of REF5V in 4.167% steps (see figs.19, 20).

To adjust the external LEVEL-voltage to the internal range two values must be defined: the LEVEL gain LG and VSBL (see fig. 20). To adjust the voltage where the full channel separation is reached (VST) the LEVEL gain LG has to be defined. The following equation can be used to estimate the gain:

Figure 19. Internal stereo blend characteristics

ky

The gain can be programmed through 4 bits in the "Stereo Decoder Adjustment"-byte. The MONO-voltage VMO (0dB channel separation) can be chosen selecting VSBL.

All necessary internal reference voltages like REF5V are derived from a bandgap circuit. Therefore they have a temperature coefficient near zero. This is useful if the fieldstrength signal is also temperature compensated. But most of the IF-devices are applying a LEVEL-voltage with a TC of 3300ppm. The A673 offers this TC for the reference voltages, too. The TC is selectable with bit $D₇$ of the "stereo decoder adiustment"-byte.

Figure 20. Relation Between Internal and External LEVEL Voltages and Setup of Stereoblend

Highcut Control

The highcut control set-up is similar to the stereoblend control set-up: the starting point VHCH can be set with 2 bits to be 42, 50, 58 or 66% of REF5V whereas the range can be set to be 17, 22, 28 or 33% of VHCH (see fig. 21).

Functional Description of the Noise Blanker

In the automotive environment spikes produced by the ignition and for example the wiper-motor disturb the MPX-signal. The aim of the noise blanker part is to cancel the audible influence of the spikes. Therefore the output of the stereo decoder is held at the actual voltage for a time between 22 and 38µs (programmable). The block diagram of the noise blanker is given in fig.22

ky

Figure 22. Block diagram of the noise blanker

In a first stage the spikes must be detected but to avoid a wrong triggering on high frequency (white) noise a complex trigger control is implemented. Behind the trigger stage a pulse former generates the "blanking"-pulse. An own biasing circuit supplies the noise blanker in order to avoid any cross talk to the signal path.

Trigger Path

In a first stage the spikes must be detected but to avoid a wrong triggering on high frequency (white) noise or
morphost rigger control is implemented. Behind the trigger stage a pulse former generates the "blank
part) an The incoming MPX signal is high pass filtered, amplified and rectified. This second order high pass filter has a corner-frequency of 140kHz. The rectified signal, RECT, is low pass filtered to generate a signal called PEAK. Also noise with a frequency 140kHz increases the PEAK voltage. The resulting voltage can be adjusted by use of the noise rectifier discharge current. The PEAK voltage is fed to a threshold generator, which adds to the PEAK-voltage a DC-dependent threshold VTH. Both signals, RECT and PEAK+VTH are fed to a comparator, which triggers a re-triggerable monoflop. The monoflop's output activates the sample-and-hold circuits in the signal path for the selected duration.

Automatic Noise Controlled Threshold Adjustment (ATC)

There are mainly two independent possibilities for programming the trigger threshold:

1. the low threshold in 8 steps (bits D_0 to D_2 of the noise blanker byte)

2. and the noise adjusted threshold in 4 steps (bits D_3 and D_4 of the noise blanker-byte, see fig. 15).

The low threshold is active in combination with a good MPX signal without any noise; the PEAK voltage is less than 1V. The sensitivity in this operation is high.

If the MPX signal is noisy (low fieldstrength) the PEAK voltage increases due to the higher noise, which is also rectified. With increasing of the PEAK voltage the trigger threshold increases, too. This particular gain is programmable in 4 steps (see fig. 17).

Ayy

ADDITIONAL THRESHOLD CONTROL MECHANISM

Automatic Threshold Control by the Stereoblend voltage

Besides the noise controlled threshold adjustment there is an additional possibility for influencing the trigger threshold. It is depending on the stereoblend control.

The point where the MPX signal starts to become noisy is fixed by the RF part. Therefore also the starting point of the normal noise-controlled trigger adjustment is fixed (fig. 17). In some cases the behavior of the noise blanker can be improved by increasing the threshold even in a region of higher fieldstrength. Sometimes a wrong triggering occurs for the MPX signal often shows distortion in this range, which can be avoided even if using a low threshold. Because of the overlap of this range and the range of the stereo/ mono transition it can be controlled by stereoblend. This threshold increase is programmable in 3 steps or switched off with bits D_0 and D_1 of the fieldstrength control-byte.

Over Deviation Detector

If the system is tuned to stations with a high deviation the noise blanker can trigger on the higher frequencies of the modulation. To avoid this wrong behavior, which causes noise in the output signal, the noise blanker offers a deviation-dependent threshold adjustment. By rectifying the MPX signal a further signal representing the actual deviation is obtained. It is used to increase the PEAK voltage. Offset and gain of this circuit are programmable in 3 steps with the bits D_6 and D_7 of the stereo decoder-byte (the first step turns off the detector, see fig. 16).

Multipath-Level

To react on high repetitive spikes caused by a Multipath-situation, the discharge-time of the PEAK voltage can be decreased depending on the voltage-level at Pin MPout. There are two ways to do this. One way is to switch on the linear influence of the Multipath-Level on the PEAK-signal (D7 of field strength control byte). In this case the discharge slew rate is 1V/ms¹. The second possibility is to activate a function, which switches to the 18k discharge if the Multipath-Level is below 2.5V (D7 of High-Cut-Control-Byte).

¹ The slew rate is measured with $R_{Discharge}$ = infinite and V_{MPout} = 2.5V

Functional Description of the Multipath-Detector

blanker ores a devaluance of the state and deal of the premet the state of the first state that simulations of the det Using the internal Multipath-Detector the audible effects of a multipath condition can be minimized. A multipath-condition is detected by rectifying the 19kHz spectrum in the fieldstrength signal. An external capacitor is used to define the attack- and decay-times (see block diagram, fig. 23). The MP_OUT-pin is used as detector-output connected to a capacitor of about 47nF and additionally the MP_IN-pin is selected to be the fieldstrength input. Using this configuration an external adaptation to the user's requirement is possible without affecting the "normal" fieldstrength input (LEVEL) for the stereo decoder. This application is given in fig. 29.

To keep the old value of the Multipath Detector during an AF-jump, the MP-Hold switch can disconnect the external capacitor. This switch is controlled directly by the AFS-Pin.

Selecting the "internal influence" in the configuration byte the channel separation is automatically reduced during a multipath condition according to the voltage appearing at the MP_OUT-pin. A possible application is shown in fig. 29.

Ñ1

Figure 23. Block Diagram of Multi path Detector

Programming

To obtain a good multipath performance an adaptation is necessary. Therefore the gain of the 19kHzbandpass is programmable in four steps as well as the rectifier gain. The attack- and decay-times can be set by the external capacitor value.

Quality Detector

The A673 offers a quality detector output, which gives a voltage representing the FM-reception conditions. To calculate this voltage the MPX-noise and the multipath-detector output are summed according to the following formula:

$$
V_{\text{Qual}} = 1.6 \ (V_{\text{Noise}} - 0.8 \ V) + a \ (REF5V - V_{\text{Mpout}}).
$$

The noise-signal is the PEAK-signal without additional influences (see noise blanker description). The factor 'a' can by programmed from 0.6 to 1.05. The output is a low impedance output able to drive external circuitry as well as simply fed to an AD-converter for RDS applications.

AF Search Control

Programming

To obtain a good multipath performance an adaptation is necessary. Therefore the gain of the 19kHz

bandpass is programmable in four steps as well as the rectifier gain. The attack- and decay-times can b

s The TDA7411 is supplied with several functionality to support AF-checks using the stereo decoder. As mentioned already before the high impedance mute feature avoids any clicks during the jump condition. It is possible at the same time to evaluate the noise- and multipath-content of the alternate frequency by using the Quality detector output. Therefore the multipath-detector is switched automatically to a small time-constant.

One additional pin (AFS) is implemented in order to separate the audio processor-mute and stereo decoder AF-functions. In Figure 24 the block diagram and control-functions of the complete AFS-functionality is shown (please not the pins FAS and SM are active low as well as all control-bits indicated by an over bar).

$$
\sqrt{M}
$$

Figure 24. Mute Control Logic

Test Mode

During the test mode which can be activated by setting bit D0 of the testing-byte and bit D5 of the sub address byte to "1" several internal signals are available at the CDR pin. During this mode the input resistance of 100kOhm is disconnected from the pin. The internal signals available are shown in the data byte specification.

 $\sqrt{27}$

I ²C BUS INTERFACE DESCRIPTION

Interface Protocol

The interface protocol comprises:

-a start condition (S)

-a chip address byte (the LSB bit determines read / write transmission)

-a subaddress byte

-a sequence of data (N-bytes + acknowledge)

-a stop condition (P)

 $S =$ Start ACK = Acknowledge

AZ = AutoZero-Remain $T = Testing$ I = Autoincrement $P = Stop$ MAX CLOCK SPEED 500kbits/s

Auto increment

ie Product(s) If bit I in the subaddress byte is set to "1", the autoincrement of the subaddress is enabled.

TRANSMITTED DATA (send mode)

The transmitted data is automatically updated after each ACK. Transmission can be repeated without new chip address.

Reset Condition

A power on reset is invoked if the supply voltage is below than 3.5V. After that the following data are written automatically into the registers of all sub addresses:

The programming after POR is marked bold face / underlined in the programming tables. With that programming all the outputs are muted to Vr^{ef}.

SUBADDRESS (receive mode)

DATA BYTE SPECIFICATION

The status after Power-On-Reset is marked bold face / underlined in the programming tables.

Input Selector (0)

Volume and Speaker Attenuation (1, 4, 5, 6, 7, 19, 20)

 \sqrt{M}

Treble Filter (2)

Bass Filter (3)

Speaker Attenuators (4-7)

Please refer to Volume Programming.

Soft Mute and Bass Programming (8)

Stereo Decoder (9)

 $\sqrt{11}$

Noise Blanker (10)

High-Cut (11)

Field Strength Control (12)

Configuration (13)

 \sqrt{M}

Stereo Decoder Adjustment (14)

MSB LSB								FUNCTION
D7	D ₆	$\overline{D5}$	D ₄	D3	D ₂	D1	D ₀	
								Roll-Off Compensation
Ω					$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	Not allowed
0					$\mathbf 0$	$\mathbf 0$	1	7.2%
Ω					Ω		$\mathbf 0$	9.4%
						\cdot	٠ \bullet	÷
Ω					1	0	$\pmb{0}$	13.7%
							٠ \bullet	\cdot
Ω					1	1	1	20.2%
					$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	Not allowed
					$\mathbf 0$	$\mathbf 0$	1	19.6%
					$\mathbf 0$	1	0	21.5%
						\cdot	٠ ٠	÷
						0	$\pmb{0}$	25.3%
							٠ \bullet	
					1	1	1	31.0%
								LEVEL Gain
	0	0	$\mathbf 0$	Ω				0dB
	$\mathbf 0$	0	0					0.66dB
	$\mathbf 0$	Ω	1	0				1.33dB
								$\langle G \rangle$ ÷
								10dB

Testing (15)

Note: This byte is used for testing or evaluation purposes only and must not set to other values than the default "11111110" in the application!

New Quality / Control (16)

Middle Filter (17)

 $\sqrt{1}$

Input Selector Sub (18)

Configuration Front Speaker (21)

Configuration Rear Speaker (22)

Configuration Rear Speaker (23)

 \sqrt{M}

Mute Configuration (24)

APPLICATION CIRCUIT

Figure 25. Standard Application

OUTLINE AND MECHANICAL DATA TQFP44 (10 x 10 x 1.4mm)

42/43

Notes Product(s) - Obsolete Product(s) Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

> > © 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States **www.st.com**

57