

PI90LV387/ PI90LVB387

High-Speed Differential Line Drivers

Features

- Sixteen line drivers meet or exceed the requirements of the ANSI EIA/TIA-644 Standard
- Designed for signaling rates up to 500 Mbps with very low radiation (EMI)
- Low voltage differential signaling with typical output voltage of 350mV into :
 - 100Ω load (PI90LV387)
 - -50Ω load (PI90LVB387)
- Propagation delay times less than 2.6ns
- Output skew is less than 150ps
- Part-to-part skew is less than 1.5ns
- 35mW total power dissipation in each driver operating at 200 MHz
- Bus-pin ESD protection exceeds 10kV
- Low voltage TTL (LVTTL) logic inputs are 5V tolerant
- Packaging (Pb-free & Green available): -64-Pin TSSOP (A)

Pin Diagram

8			
GND [VCC [VCC] GND [EN1] 1DIN1 [1DIN2 [1DIN3 [1DIN4]	2 3 4 5 6 7 8		64 1DO1+ 63 1DO1 - 62 1DO2+ 61 1DO2 - 60 1DO3+ 59 1DO3 - 58 1DO4+ 57 1DO4 - 56 2DO1+
2DIN3 E		64-Pin A	52 2DO3+
2DIN4 E		A	51 🛛 2DO3 –
gnd E			50 2DO4+
VCC E			49 🛛 2DO4 –
VCC E			48 3DO1+
GND E			47 🛛 3DO1 –
3DIN1			46 🛛 3DO2+
3DIN2			45 🛛 3DO2 –
3DIN3			44 🛛 3DO3+
3DIN4			43 🛛 3DO3 –
EN3 E	-		42 3DO4+
4DIN1			41 3DO4 -
4DIN2			40 4DO1+
4DIN3			39 4DO1 -
4DIN4			37 4DO2+
EN3			37 4DO2 -
GND C			36 4DO3+
			35 4DO3 -
			34 4DO4+
GND [32		33 🛛 4DO4 –

Description

PI90LV387/ PI90LVB387 consists of sixteen differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers output voltage levels to reduce power, increase switching speeds, and allow operation with a 3V supply rail.


The intended application of this device and signaling technique is for point-to-point baseband (single termination) and multipoint (double termination) data transmission over a controlled impedance media of approximately 100Ω and 50Ω (LVB387). The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same substrate, with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. When used with its companion 16-channel receivers, the PI90LV386 or PI90LVT386, over 400 million data transfers per second in single-edge clocked systems are possible with very little power.

(Note: The ultimate rate and distance of data transfer is dependent upon attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The drivers are enabled in groups of five. When disabled, driver outputs are at a high impedance. Each driver input $(D_{\rm IN})$ and enable (EN) have an internal pulldown that drives the input to a low level when open circuited.

The parts are characterized for operation from -40°C to 85°C.

Block Diagram





Absolute Maximum Ratings

(Over Operating Free-Air Temperature, unless otherwise noted)⁽¹⁾

Supply Voltage Range, V _{CC} ⁽²⁾	
Voltage Range: Inputs	–0.5V to 6V
D _{O+} or D _{O-}	–0.5V to 4V
Electrostatic Discharge ^{(3):}	
(D _{O+} ,D _{O-} and GND)	Class 3, A: 10kV, B:700V
(All Pins)	Class 3, A: 8kV, B:600V
Continuous Power Dissipation	(see dissipation rating table)
Storage Temperature Range	–65°C to 150°C
Lead Temperature 1.6mm (1/16 i	inch)
from case for 10 seconds	

Notes:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability.
- 2. All voltage values, except differential I/O bus voltages, are with respect to ground terminal.
- 3. Tested in accordance with MIL-STD-883C Method 3015.7

Recommended Operating Conditions

	Min.	Nom.	Max.	Units
Supply Voltage, V _{CC}	3.0	3.3	3.6	
High-level Input Voltage, VIH	2.0			V
Low-level Input Voltage, V _{IL}			0.8	
Operating free-air temperature, T_A	-40		85	°C

Driver Function Table

Differential Input	Enables	Outputs	
D _{IN}	EN	D _{OUT+}	D _{OUT} .
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z
Open	Н	L	Н

Notes:

1. H = high level,

L = low level,

X = irrelevent,

Z = high impedance (off)



Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Units		
V _{OH}	Differential output voltage magnitude	$R_{L} = 50\Omega \text{ (LVB)}$ $R_{L} = 100\Omega \text{ (LV)}$ See Figure 1 and 2		247	340	454			
$\Delta V_{OH} $	Change in differential output voltage magnitude between logic states			-50		50	mV		
Vegage	Steady-state common-mode output	See Figure 3	LV	1.125		1.375	v		
V _{OC(SS)}	voltage		LVB	1.000		1.375			
$\Delta V_{OC(SS)}$	Change in Steady-state common-mode output voltage between logic states	See Figure 3		-50		50	mV		
V _{OC(PP)}	Peak-to-peak common-mode output voltage				50	150			
		$R_L = 50\Omega (LVB)$	LV		60	78			
I _{CC}	Supply Current	$ \begin{array}{l} R_L = 100\Omega \; (LV) \\ \text{Enabled, } V_{IN} = \text{GND or } V_{CC} \end{array} $			LVB		122	190	mA
I _{IH}	High-Level input current	$V_{\rm IH} = 2V$			3	20			
I _{IL}	Low-level input current	$V_{IL} = 0.8V$			2	10	μA		
		V_{ODOUT+} or $V_{ODOUT-} = 0V$	LV			±24			
T	Chart size it estant surrout			LVB			±48		
I _{OS}	Short-circuit output current	$V_{OD} = 0V$ LVB				±12	mA		
						±24]		
I _{OZ}	High-impedance output current	$V_{\rm O} = 0$ V or $V_{\rm CC}$				±1			
I _{O(OFF)}	Power-off output current	$V_{\rm CC} = 0V, V_{\rm O} = 2.4V$				±1	μA		
C _{IN}	Input capacitance	$V_{\rm I} = 0.4 \sin (4 {\rm E} 6 \pi t) + 0.5 {\rm V}$			6				
Co	Output capacitance	$V_I = 0.4 \sin (4E6\pi t) + 0.5V$, Disabled			9.4		pF		

Note:

1. All typical values are at 25°C and with a 3.3V supply.



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
t _{PHL}	Propagation delay time low-to-high level outputs		0.9	1.8	2.6	
t _{PHL}	Propagation delay time, high-to-low-level outputs		0.9	1.8	2.6	
tr	Differential outpu sign rise time	$R_L = 50\Omega (LVB)$	0.4	0.8	1.3	ns
t _f	Differential output signal fall time	$R_{L} = 100\Omega (LV)$ $C_{L} = 10pF$	0.4	0.8	1.3	
t _{sk(p)}	Pulse skew (tphl - tphl)	See Figure 4		150	500	
t _{sk(0)}	Output skew ⁽²⁾			80	150	ps
t _{sk(pp)}	Part-to-part skew ⁽³⁾				1.5	
t _{PZH}	Propagation delay time, high impdeance-to high-level output			4.5	6.7	
t _{PZL}	Propagation delay time, high impdeance-to low-level output			3.5	5.1	
t _{PHZ}	Propagation delay time, high-level-to-high-impdeance output	See Figure 5		3.1	4.6	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impdeance output			3.1	4.6	
f _{MAX}	Maximum operating frequency			250		MHz

Switching Characteristics (Over Recommended Operating Conditions, unless otherwise noted)

Notes:

1. All typical values are at 25°C and with a 3.3V supply

2. $t_{sk(o)}$ is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together.

3. $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits



Parameter Measurement Information




Figure 1. Voltage and Current Definitions




Figure 2. VOD Test Circuit




Figure 3. Test Circuit & Definitions for the Driver Common-Mode Output Voltage

Note:

1. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, Pulse Repetition Rate (PRR) = 50 Mpps, Pulse width = 10 ±0.2ns. C_L includes instrumentation and fixture capacitance within 0.06m of the D.U.T. The measurement of VOC(PP) is made on test equipment with a –3dB bandwidth of at least 300MHz.



Parameter Measurement Information (continued)




Figure 4. Test Circuit, Timing, & Voltage Definitions for the Differential Output Signal

Note:

1. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, Pulse Repetition Rate (PRR) = 15 Mpps, Pulse width = 10 ±0.2ns. C_L includes instrumentation and fixture capacitance within 0.06m of the D.U.T.





Figure 5. Enable & Disable Time Circuit & Definitions



Packaging Mechanical: 64-Pin TSSOP (A)



Ordering Information

Ordering Code	Package Code	Package Type
PI90LV387AE	А	Pb-free & Green, 64-pin TSSOP
PI90LVB387A	А	64-pin TSSOP
PI90LVB387AE	А	Pb-free & Green, 64-pin TSSOP

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

2. Number of Transistors = TBD