



SLUSA24A - FEBRUARY 2010 - REVISED NOVEMBER 2010

## GENERAL PURPOSE LED LIGHTING PWM CONTROLLER

Check for Samples: TPS92001, TPS92002

#### **FEATURES**

- Ideal for Single Stage Designs
- Supports Isolated and Non-Isolated Topologies

RUMENTS

- Phase-Cut TRIAC Dimmable
- Few External Components Mode Operation
- Wide Duty Cycle Range for Wide-Input Voltage or Dimming Range
- Convenient 5-V Reference Output
- Undervoltage Lockout for Safe Operation
- Operation to 1-MHz
- 0.4-A Source/0.8-A Sink FET Driver
- Low 100-µA Startup Current

#### **APPLICATIONS**

- Residential LED Lighting Drivers for A19 E12/E26/27, GU10, MR16, PAR30/38 Integral Lamps
- Drivers for Wall Sconces, Pathway Lighting and Overhead Lighting
- Drivers for Wall Washing, Architectural and Display Lighting

DEVICE NUMBER	TURN-ON THRESHOLD (V)	TURN-OFF THRESHOLD (V)
TPS92001	10	0
TPS92002	15	8


#### DESCRIPTION

The TPS92001/2 family of general LED lighting PWM controllers contains control and drive circuitry required for off-line isolated or non-isolated LED lighting applications.

The controllers can support Phase Cut TRIAC dimming with minimal external components. The controllers can also be implemented for stage conversion where the power factor (PF) exceeds regulatory requirements for lighting. These controllers also have an accessible 5-V reference that could be used to power a microcontroller or other low power peripheral components. The controllers operate in fixed frequency current mode switching with minimal external parts count. Internally implemented circuits include undervoltage lockout featuring startup current less than 100 µA, logic to ensure latched operation, a PWM comparator, and a totem pole output stage to sink or source peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off state. Oscillator frequency and maximum duty cycle are programmed with two resistors and a capacitor.

The TPS92001/2 family also features full cycle soft start. The family offers UVLO thresholds and hysteresis levels for off-line and DC-to-DC systems. The TPS92001/2 is offered in the 8-pin MSOP (DGK) and 8-pin SOIC (D) packages. The small MSOP package makes the device ideally suited for applications where board space and height are at a premium.

#### SIMPLIFIED APPLICATION



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		RANGE	UNIT	
	VDD	19		
Input voltage range	SS	-0.3 to REF + 0.3	V	
	RTC, RTD	-0.3 to REF + 0.3		
Continuous input surrent	I <sub>REF</sub>	-15	A	
Continuous input current	$I_{VDD}$	25	mA	
Output current	I <sub>GD</sub> (tpw < 1 μs and Duty Cycle < 10%)	-0.4 to 0.8	Α	
Operating junction temperature	T <sub>J</sub>	−55 to +150	°C	
Storage temperature	T <sub>stg</sub>	−65 to +150		
Lead temperature	Soldering, 10 s	+300		

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
VDD	Input voltage		21	V
$I_{GD}$	Output sink current	0		Α
$T_{J}$	Operating junction temperature	-40	105	°C

#### **DISSIPATION RATINGS**

PACKAGE  Hold Harmonia Harmoni		θ <sub>JB</sub> , THERMAL IMPEDANCE JUNCTION-TO-BOARD, NO AIRFLOW (°C/W)	T <sub>A</sub> = 25°C POWER RATING (mW)	T <sub>A</sub> = 85°C POWER RATING (mW)	T <sub>B</sub> = 85°C POWER RATING (mW)
SOIC-8 (D)	165 <sup>(1)</sup>	55	606 <sup>(2)</sup>	242 <sup>(2)</sup>	730 <sup>(2)(3)</sup>
MSOP-8 (DGK)	181 <sup>(1)</sup>	62	552 <sup>(2)</sup>	221 <sup>(2)</sup>	664 <sup>(3)(2)</sup>

<sup>(1)</sup> Tested per JEDEC EIA/JESD51-1. Thermal resistance is a function of board construction and layout. Air flow will reduce thermal resistance. This number is included only as a general guideline; see TI document SPRA953 IC Package Thermal Metrics.

#### **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

	MIN	MAX	UNIT
Human body model	:	2000	\/
CDM		1500	V

Submit Documentation Feedback

<sup>(2)</sup> Maximum junction temperature T<sub>J</sub>, equal to 125°C.

Thermal resistance to the circuit board is lower. Measured with standard single-sided PCB construction. Board temperature, T<sub>B</sub>, measured approximately 1 cm from the lead to board interface. This number is provided only as a general guideline.



## **ELECTRICAL CHARACTERISTICS**


 $V_{VDD}$  = 12 V,  $C_{REF}$  = 0.47- $\mu$ F,  $T_A$  =  $T_J$  (unless otherwise noted)

1 000 1=	$\frac{v, C_{REF} = 0.47 - \mu r, T_A = T_J}{PARAMETER}$	(4555 545	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY			1201 001121110110				
VDD	Supply clamp		I <sub>VDD</sub> = 10 mA	16	17.5	19	V
I <sub>VDD</sub>	Supply current		No Load		600	900	μA
I <sub>VDD</sub>	Supply current startup <sup>(1)</sup>		1.0 2000		110	333	μA
-400	Cuppi, cuitoin ciaitup	TPS92001			110	125	
	Supply current standby	TPS92002	V <sub>VDD</sub> = Start threshold – 300 mv		130	170	μΑ
UNDERV	OLTAGE LOCKOUT SECTION					ļ	
	0	TPS92001		9.4		10.4	
	Start threshold	TPS92002		14.0		15.6	
		TPS92001		1.65			V
	UVLO hysteresis	TPS92002		6.2			
VOLTAGE	E REFERENCE SECTION					'	
	Output voltage		I <sub>REF</sub> = 0 mA	4.75	5	5.25	V
	Line regulation		10 V ≤ V <sub>VDD</sub> ≤ 15 V		2		mV
	Load regulation		0 mA ≤ I <sub>REF</sub> ≤ 5 mA		2		mV
COMPAR	ATOR SECTION						
I <sub>CS</sub>	Current sense		Output OFF		-100		nΑ
	Comparator threshold			0.9	0.95	1	V
$GD_DLY$	GD propagation delay (No Load)		$0.8 \text{ V} \le \text{V}_{\text{CS}} \le 1.2 \text{ V} \text{ at T}_{\text{R}} = 10 \text{ ns}$		50	100	ns
SOFT ST	ART SECTION						
	Coft start ourrent		$V_{VDD} = 16 \text{ V}, V_{SS} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$	-4.9	-7.0	-9.1	μΑ
I <sub>SS</sub>	Soft-start current		$V_{VDD} = 16 \text{ V}, V_{SS} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le 85^{\circ}$	-4.9	-7.0	-10.0	μΑ
$V_{SS}$	Low-level output voltage		$V_{VDD} = 7.5 \text{ V}, I_{SS} = 200 \mu\text{A}$			0.2	V
	Shutdown threshold			0.44	0.48	0.52	V
OSCILLA	TOR SECTION						
	Switching frequency		$R_{RTC}$ = 10 k $\Omega$ , $R_{RTD}$ = 4.32 k $\Omega$ , $C_{CT}$ = 820pF	90	100	110	kHz
	Frequency change with voltage	je	10 V ≤ V <sub>VDD</sub> ≤ 15 V		0.1		%/V
V <sub>CT(peak)</sub>	Timing capacitor peak voltage	<b>;</b>			3.33		V
V <sub>CT(valley)</sub>	Timing capacitor valley voltag	е			1.67		V
$V_{CT(p-p)}$	Timing capacitor peak-to-peal	c voltage		1.54	1.67	1.80	V
GATE DR	IVE SECTION						
	Power driver V <sub>SAT</sub> low		$I_{GD} = 80 \text{ mA (dc)}$		0.8	1.5	V
	Power driver V <sub>SAT</sub> high		$I_{GD}$ = -40 mA (dc), ( $V_{VDD} - V_{GD}$ )		0.8	1.5	V
	Power driver low-voltage during	ng UVLO	$I_{GD} = 20 \text{ mA (dc)}$			1.5	V
D <sub>MIN</sub>	Minimum duty cycle		V <sub>CS</sub> = 2 V		0%		
D <sub>MAX</sub>	Maximum duty cycle				70%		
t <sub>RISE</sub>	Rise Time		C <sub>GD</sub> = 1nF		35		ns
t <sub>FALL</sub>	Fall Time		C <sub>GD</sub> = 1nF		18		ns

<sup>(1)</sup> Specified by design. Not production tested.



## **FUNCTIONAL BLOCK DIAGRAM**






#### **ORDERING INFORMATION**

OPERATING		THRESHOLD		ORDERABLE		TRANSPORT	
TEMPERATURE RANGE T <sub>A</sub>	PACKAGE	TURN- ON	TURN- OFF	DEVICE NUMBER	PINS	MEDIA	QUANTITY
	Plactic Small Quiting (MSQP)		- 8	TPS92001DGK		Tube	80
	Plastic Small Outline (MSOP)	40		TPS92001DGKR		Tape and Reel	2500
	Plantin Small Quitling (SQIC)	10		TPS92001D		Tube	75
–40°C to 85°C	Plastic Small Outline (SOIC)			TPS92001DR		Tape and Reel	2500
-40°C 10 85°C	DI (; 0    0   ; (1100D)	15		TPS92002DGK	8	Tube	80
	Plastic Small Outline (MSOP)			TPS92002DGKR		Tape and Reel	2500
	Plactic Small Outline (SOIC)			TPS92002D		Tube	75
	Plastic Small Outline (SOIC)			TPS92002DR		Tape and Reel	2500

#### **DEVICE INFORMATION**



#### **PIN FUNCTIONS**

PI	N	1/0	DECORPORTION .					
NAME								
CS	1	I	This pin is the summing node for current sense feedback, voltage sense feedback (by optocoupler) and slope compensation. Slope compensation is derived from the rising voltage at the timing capacitor and can be buffered with an external small signal NPN transistor. External high frequency filter capacitance applied from this node to GND is discharged by an internal 250ohm on resistance NMOS FET during PWM off time. It offers effective leading edge blanking, with the delay set by the RC time constant of the feedback resistance from current sense resistor to CS input and the high frequency filter capacitor at this node to GND.					
GND	5	_	Reference ground and power ground for all functions.					
GD	6	0	This pin is the high current power driver output. A minimum series gate resistor of 3.9 $\Omega$ is recommended to limit the gate drive current when operating with high-bias voltages.					
REF	8	0	The internal 5-V reference output. This reference is buffered and is available on the REF pin. The REF pin should be bypassed with a 0.47-µF ceramic capacitor to GND.					
RTC	3	1	This pin connects to timing resistor $R_{RTC}$ , and controls the positive ramp (rise) time of the internal oscillator (see Equation 1). The positive threshold of the internal oscillator is sensed through inactive timing resistor $R_{RTD}$ which connects to pin RTD and timing capacitor, $C_{CT}$ . $t_{RISE} = 0.74 \times \left(C_{CT} + 27 pF\right) \times R_{RTC} \tag{1}$					
RTD	4	I	This pin connects to timing resistor RTD and controls the negative ramp (fall) time of the internal oscillator (see Equation 2). The negative threshold of the internal oscillator is sensed through inactive timing resistor $R_{RTC}$ which connects to pin RTC and timing capacitor, $C_{CT}$ .					
			$t_{\text{FALL}} = 0.74 \times (C_{\text{CT}} + 27 \text{pF}) \times R_{\text{RTD}} $ (2)					
SS	2	I	This pin serves two functions. The soft start timing capacitor connects to SS and is charged by an internal 6- $\mu$ A current source. Under normal soft-start, the SS pin is discharged to at least 0.4 V and then ramps positive to 1 V during which time the output driver is held low. As the SS pin charges from 1 V to 2 V, the soft-start is implemented by an increasing output duty cycle. If the SS pin is taken below 0.5 V, the output driver is inhibited and held low. The user accessible 5-V voltage reference also goes low and $I_{VDD} = 100 \ \mu$ A					
VDD	7	I	The power input connection for this device. This pin is shunt regulated at 17.5 V which is sufficiently below the voltage rating of the DMOS output driver stage. VDD should be bypassed with a 1-µF ceramic capacitor.					



#### **APPLICATION INFORMATION**

#### Introduction

The typical application diagrams in Figure 3 and Figure 4 show isolated and non-isolated flyback converters utilizing the TPS92001. Note that the capacitors  $C_{REF}$  and  $C_{VDD}$  are local decoupling capacitors for the reference and device input voltage, respectively. Both capacitors should be low ESR and ESL ceramic, placed as close as possible to the device pins, and returned directly to the ground pin of the device for best stability. The REF pin provides the internal bias to many of the device functions and  $C_{REF}$  should be at least 0.47- $\mu$ F to prevent the REF voltage from drooping.

#### **Current Sense (CS) Pin**

In the TPS92001/2, the current regulation is obtained through the summation of the primary current sense and any slope compensation at the CS pin compared to a 1-V threshold, as shown in the FUNCTIONAL BLOCK DIAGRAM. Crossing this 1-V threshold resets the PWM latch and modulates the output driver on-time. In the absence of a CS signal, the output obeys the programmed maximum on-time of the oscillator. When adding slope compensation, it is important to use a small capacitor to AC couple the oscillator waveform before summing this signal into the CS pin. By forcing the CS node to exceed the 1-V threshold the TPS92001/2 is forced to zero percent duty cycle.

#### Oscillator

Equation 3 calculates the oscillator frequency setting.

$$f_{OSC} = \left(0.74 \times \left(C_{CT} + 27pF\right) \times \left(R_{RTC} + R_{RTD}\right)\right)^{-1}$$
(3)

$$D_{MAX} = 0.74 \times R_{TC} \times (C_T + 27pF) \times f_{OSC}$$
(4)

Referring to Figure 1 and the waveforms in Figure 2, when Q1 is on,  $C_{CT}$  charges via the on-resistance of the Q1 MOSFET and the RTC pin. During this charging process, the voltage of  $C_{CT}$  is sensed through the RTD pin. The S input of the oscillator latch,  $S_{OSC}$ , is level sensitive, so crossing the upper threshold (set at 2/3 VREF or 3.33 V for a typical 5.0 V reference) sets the Q output (CLK signal) of the oscillator latch high. A high CLK signal results in turning off Q1 and turning on Q2. The timing capacitor then discharges through RTD and the  $R_{DS(on)}$  of Q2.  $C_{CT}$  discharges from 3.33 V to the lower threshold (set at 1/3 REF or 1.67 V for a typical 5.0-V reference) sensed through RTC. The R input to the oscillator latch,  $R_{OSC}$ , is also level sensitive and resets the CLK signal low when  $C_{CT}$  crosses the 1.67-V threshold, turning off Q2 and turning on Q1, initiating another charging cycle.




Figure 1. Oscillator Function

Submit Documentation Feedback






Figure 2. Oscillator Latch and PWM Latch Waveforms

Figure 2 shows the waveforms associated with the oscillator latch and the PWM latch (shown in the Typical Application Diagram). A high CLK signal not only initiates a discharge cycle for  $C_{CT}$ , it also turns on the internal N-channel MOSFET on the CS pin causing any external capacitance used for leading edge blanking connected to this pin to be discharged to ground. By discharging any external capacitor completely to ground during the external switch off-time, the noise immunity of the converter is enhanced allowing the user to design in smaller R-C components for leading edge blanking. A high CLK signal also sets the level sensitive S input of the PWM latch,  $S_{PWM}$ , high, resulting in a high output,  $Q_{PWM}$ , as shown in Figure 2. This  $Q_{PWM}$  signal remains high until a reset signal,  $R_{PWM}$  is received. A high  $R_{PWM}$  signal results from the CS signal crossing the 1-V threshold, or during soft-start or if the SS pin is disabled.

Assuming the UVLO threshold is satisfied, the GD signal of the device remains high as long as  $Q_{PWM}$  is high and  $S_{PWM}$ , also referred to as CLK, is low. The GD signal is dominated by the CS signal as long as the CS signal trips the 1-V threshold while CLK is low. If the CS signal does not cross the 1-V threshold while CLK is low, the GD signal will be dominated by the maximum duty cycle programmed by the user. Figure 2 illustrates the various waveforms for a design set up for a maximum duty cycle of 70%.

The recommended value for  $C_{CT}$  is 1 nF for frequencies in the 100 kHz or less range and smaller  $C_{CT}$  for higher frequencies. The minimum recommended values of  $R_{RTC}$  is 10 k $\Omega$ . The minimum recommended value of  $R_{RTD}$  is 4.32 k $\Omega$ . Using these values maintains a ratio of at least 20:1 between the  $R_{DS(on)}$  of the internal FETs and the external timing resistors, resulting in minimal change in frequency over temperature. Because of the oscillator susceptibility to capacitive coupling, examine the oscillator frequency by looking at the common RTC-RTD-CT node on the circuit board as opposed to looking at pins 3 and 4 directly. For good noise immunity, the RTC and RTD resistors should be placed as close to pins 3 and 4 of the device as possible. The timing capacitor should be returned directly to the ground pin of the device with minimal stray inductance and capacitance.






Figure 3. Isolated Flyback with TRIAC Dimming Interface

## **CAUTION**

Do not operate the Isolated Flyback described in Figure 3 without load.






Figure 4. Low-Side (Inverted) Buck with TRIAC Dimming Interface




#### **TYPICAL CHARACTERISTICS**

2

0

-50

-25



# JUNCTION TEMPERATURE 16 V<sub>UVLO</sub> - Undervoltage Lockout Threshold - V 14 TPS92002 **UVLO On** TPS92001 12 **UVLO On** 10 8 6 **UVLO Off** 4

UNDERVOLTAGE LOCKOUT THRESHOLD

Figure 5.

Figure 6.






Figure 7.

#### **OVERVOLTAGE PROTECTION THRESHOLD**

T<sub>J</sub> - Junction Temperature - °C

25

50

75

100

125





Figure 8.



#### www.ti.com

## **REVISION HISTORY**

CI	hanges from Original (FEBRUARY 2010) to Revision A	Page
•	Changed diode direction	1
•	Changed Figure 4 title	9

www.ti.com 23-Apr-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS92001D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	92001D	Samples
TPS92001DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	92001	Samples
TPS92001DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	92001D	Samples
TPS92002D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	92002D	Samples
TPS92002DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	92002D	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Apr-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Apr-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are florifinal	all difference are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
TPS92001DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1	
TPS92001DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1	
TPS92002DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Apr-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92001DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TPS92001DR	SOIC	D	8	2500	340.5	336.1	25.0
TPS92002DR	SOIC	D	8	2500	340.5	336.1	25.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 23-Apr-2022

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS92001D	D	SOIC	8	75	507	8	3940	4.32
TPS92002D	D	SOIC	8	75	507	8	3940	4.32

## **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated