MOSFET, N-Channel, POWERTRENCH[®], 60 V, 30 A, 15 m Ω

Features

- Typical $R_{DS(on)} = 12.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 30 \text{ A}$
- Typical $Q_{G(tot)} = 13 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 25 \text{ A}$
- UIS Capability
- RoHS Compliant

Applications

- DC-DC Power Supplies
- AC-DC Power Supplies
- Motor Control
- Load Switching

MOSFET MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DSS}	Drain-to-Source Voltage	60	V
V _{GS}	Gate-to-Source Voltage	±20	V
I _D	Drain Current – Continuous (VGS = 10) T _C = 25°C (Note 1)	30	A
	Pulsed Drain Current, $T_C = 25^{\circ}C$	See Figure 4	
E _{AS}	Single Pulse Avalanche Energy (Note 2)	13.5	mJ
PD	Power Dissipation	50	W
	Derate Above 25°C	0.33	W/∘C
T _J , T _{STG}	Operating and Storage Temperature	–55 to +175	°C
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 3)	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Current is limited by bondwire configuration.
- Starting T_J = 25°C, L = 40 μH, I_{AS} = 26 A, V_{DD} = 60 V during inductor charging and V_{DD} = 0 V during time in avalanche.
 R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal
- 3. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design, while R_{θJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.



ON Semiconductor®

www.onsemi.com


ELECTRICAL CONNECTION



N-Channel MOSFET



Power 56 (PQFN8 5x6) CASE 483AE



ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Semiconductor Components Industries, LLC, 2013 July, 2018 – Rev. 0

PACKAGE MARKING AND ORDERING INFORMATION

Gate-to-Source Leakage Current

Device Marking	Device	Package	Shipping [†]
FDMS86581	FDMS86581	Power 56	3000 Units/ Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Symbol	Parameter	Test Conditions		Min	Тур.	Max.	Units
OFF CHARACTERISTICS							
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$		60	-	-	V
I _{DSS}	Drain-to-Source Leakage Current	$V_{DS} = 60 V,$ $T_{J} = 25^{\circ}C$		-	-	1	А
		V _{GS} = 0 V	T 17500 (Nists 4)			4	

T_J = 175°C (Note 4)

_

_

1

±100

_

_

mΑ

nA

ON CHARACTERISTICS

I_{GSS}

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250$	μΑ	2.0	2.7	4.0	V
R _{DS(on)}	Drain to Source On Resistance	$I_{\rm D} = 30 \rm A,$	$T_J = 25^{\circ}C$	-	12.5	15.0	mΩ
		V _{GS} = 10 V	$T_J = 175^{\circ}C$ (Note 4)	-	25.1	30.1	mΩ

 $V_{GS} = \pm 20 V$

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V_{DS} = 30 V, V_{GS} = 0 V, f = 1 MHz	-	881	-	pF
C _{oss}	Output Capacitance]	-	281	-	pF
C _{rss}	Reverse Transfer Capacitance]	-	15	-	pF
R _G	Gate Resistance	f = 1 MHz	-	3.1	-	Ω
Q _{g(ToT)}	Total Gate Charge	V_{GS} = 0 to 10 V, V_{DD} = 30 V, I_{D} = 25 A	-	13	19	nC
Q _{g(th)}	Threshold Gate Charge	V_{GS} = 0 to 2 V, V_{DD} = 30 V, I_{D} = 25 A	-	2	-	nC
Q _{gs}	Gate-to-Source Gate Charge	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 25 \text{ A}$	-	4	-	nC
Q _{gd}	Gate-to-Drain "Miller" Charge		-	3	_	nC

SWITCHING CHARACTERISTICS


t _{on}	Turn–On Time	V_{DD} = 30 V, I_{D} = 30 A, V_{GS} = 10 V, R_{GEN} = 6 Ω	-	-	20	ns
t _{d(on)}	Turn-On Delay	HGEN - 0 52	-	9	-	ns
tr	Rise Time		-	5	-	ns
t _{d(off)}	Turn-Off Delay		_	15	_	ns
t _f	Fall Time		-	4	-	ns
t _{off}	Turn-Off Time		-	-	28	ns

DRAIN-SOURCE DIODE CHARACTERISTICS


V _{SD}	Source-to-Drain Diode Voltage	$I_{SD} = 30 \text{ A}, V_{GS} = 0 \text{ V}$	-	-	1.25	V
		I _{SD} = 15 A, V _{GS} = 0 V	-	-	1.2	V
t _{rr}	Reverse-Recovery Time	I_F = 30 A, dl_{SD}/dt = 100 A/µs, V_DD = 48 V	-	37	55	ns
Q _{rr}	Reverse Recovery Charge		-	22	33	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. The maximum value is specified by design at $T_J = 175^{\circ}$ C. Product is not tested to this condition in production.


TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)



POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ONSEM¹.

PQFN8 5X6, 1.27P CASE 483AE ISSUE C DATE 21 JAN 2022 HA D1 SEE NOTES: DETAIL B PKG В 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. 2. CONTROLLING DIMENSION: MILLIMETERS 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS. PKG € 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE E1 MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. SEATING PLANE IS DEFINED BY THE TERMINALS, "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY. PIN 1 6. IT IS RECOMMENDED TO HAVE NO TRACES OR OPTIONAL DRAFT AREA ANGLE MAY APPEAR VIAS WITHIN THE KEEP OUT AREA. ON FOUR SIDES TOP VIEW OF THE PACKAGE θ // 0.10 C L2 J 7 0 SEE DETAIL C MILLIMETERS DIM 0.08 C С MIN. NOM. MAX. A3 SEATING А 0.90 1.00 1.10 DETAIL B DETAIL C PLANE A1 0.00 0.05 SCALE: 2:1 SIDE VIEW SCALE: 2:1 0.21 0.41 b 0.31 b1 0.31 0.41 0.51 5.10 0.25 0.35 A3 0.15 3.91 D 4.90 5.00 5.20 1.27 D1 4.80 4.90 5.00 0.77 D2 3.61 3.82 3.96 e1 Е 5.90 6.15 6.25 4.52 E1 5.70 5.80 5.90 -b1 (4X) -e-3.75 (z) (4X) E2 3.38 3.48 3.78 6.61 E3 0.30 REF E4 0.52 REF KEEP OUT L AREA 1.27 BSC е *** 1.27 0.635 BSC **F**^(e2) e/2 3.81 BSC e1 ٹر_(E4) e2 0.50 REF 7 0.61 (8X) E2 1.27 (F3) L 0.51 0.66 0.76 3.81 (2X) L2 0.05 0.18 0.30 LAND PATTERN L4 0.34 0.44 0.54 RECOMMENDATION ل_ _(4X) 0.34 REF z *FOR ADDITIONAL INFORMATION ON OUR θ e/2 0° _ 12° PB-FREE STRATEGY AND SOLDERING b (8X) DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE BOTTOM VIEW MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	N: PQFN8 5X6, 1.27P PAGE 1 OF						
the right to make changes without furth purpose, nor does onsemi assume as	onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.						

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales