General Description

The DS2485 is a 1-Wire® master that performs protocol conversion between the I2C master and any attached 1-Wire slaves. For 1-Wire line driving, internal user-adjustable timers relieve the system host processor from generating time-critical 1-Wire waveforms, supporting both standard and overdrive 1-Wire communication speeds. The 1-Wire master has selectable active or passive 1-Wire pullup. Strong pullup features support 1-Wire power delivery for 1-Wire devices that require this for EEPROMs and cryptographic computations.

Applications

- Medical Instruments
- Industrial Sensors and Tools
- **Limited-Use Consumables**
- **Printer Cartridge Identification**

Benefits and Features

- I2C Communication, up to 1MHz
- 1-Wire Standard and Overdrive Timing Communication Speeds
- 1-Wire Command Scripting Capability
- Adjustable 1-Wire Timing for t_{RSTL}, t_{MSI}, t_{MSP}, tRSTH, twol, tw1L, t_{MSR}, t_{REC}, RPUP, and PDSLEW
- 0.75Kb of EEPROM for User Data
- One Open-Drain GPIO Pin
- Large 1-Wire Block Buffer (126 Bytes) for Efficient Data Transfer
- Operating Range: 2.97V to 3.63V, -40°C to +85°C
- 3mm x 3mm, 6-Pin TDFN-EP Package

[Ordering Information](#page-46-0) appears at end of data sheet.

maxim integrated

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

6 TDFN-EP

For the latest package outline information and land patterns (footprints), go to <u>www.*maximintegrated.com/packages.*</u> Note that a "+", "#", or "-" in the package code indicates
RoHS status only. Package drawings may show

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *www.maximintegrated.com/thermal-tutorial*.

Electrical Characteristics

(Limits are 100% production tested at T_A = +25°C and/or T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

Electrical Characteristics (continued)

(Limits are 100% production tested at T_A = +25°C and/or T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

Electrical Characteristics (continued)

(Limits are 100% production tested at T_A = +25°C and/or T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

Electrical Characteristics (continued)

(Limits are 100% production tested at T_A = +25°C and/or T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

Note 1: System requirement.

Note 2: Operating current with a 1-Wire write byte sequence followed by continuous write/read of the 1-Wire Block command at 1MHz in overdrive.

- **Note 3:** Guaranteed by design and/or characterization only. Not production tested.
- **Note 4:** Voltage above which, during a rising edge on IO, a logic 1 is detected.

Note 5: Voltage below which, during a t_F on IO, a logic 0 is detected.

Note 6: After V_{TH} is crossed during a rising edge on IO for high configuration only, the voltage on IO must drop by at least V_{HY} to be detected as logic 0.

- **Note 7:** Active pullup or resistive pullup and range are configurable.
- **Note 8:** The active pullup does not apply to the rising edge of a presence pulse outside of a 1-Wire reset cycle or during the recovery after a short on the 1-Wire line.
- **Note 9:** All 1-Wire timing specifications are derived from the same timing circuit.
- **Note 10:** Up to an additional 10μs of idle high time may occur between a 1-Wire reset cycle and the first time slot, or between each 1-Wire byte during a command sequence.
- **Note 11:** Current drawn from V_{CC} during the EEPROM programming interval or SHA-3 computation.
- **Note 12:** Write-cycle endurance is tested in compliance with JESD47G.
- **Note 13:** Not 100% production tested; guaranteed by reliability monitor sampling.
- **Note 14:** Data retention is tested in compliance with JESD47G.
- **Note 15:** The I-V characteristic is linear for voltages less than 1V.
- **Note 16:** All I²C timing values are referred to $V_{H(MIN)}$ and $V_{H(MAX)}$ levels.
- **Note 17:** The IO pins of the DS2485 do not obstruct the SDA and SCL lines if V_{CC} is switched off.
- **Note 18:** t_{LOW} min = $t_{HD:DATA}$ max + 200ns for rise or fall time + t_{SUDAT} min. Values greater than these can be accommodated by extending t_{LOW} accordingly.
- Note 19: The DS2485 provides a hold time of at least 100ns for the SDA signal (referenced to the V_{IH(MIN)} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- **Note 20:** The DS2485 can be used in a standard-mode I²C-bus system, but the requirement of t_{SU:DAT} ≥ 250ns must then be met. Also, the acknowledge timing must meet this setup time (12 C bus specification Rev. 03, 19 June 2007).
- Note 21: C_B = total capacitance of one bus line in pF. The maximum bus capacitance allowable may vary from this value depending
on the actual operating voltage and frequency of the application (I²C bus specification Re

Note 22: 1²C communication should not take place for the max t_{OSCWUP} time following a power-on reset.

Pin Configuration

Pin Description

Functional Diagrams

Simplified Block Diagram

Detailed Description

The DS2485 is a 1-Wire master that performs protocol conversion between the I2C master and any attached 1-Wire slaves. For 1-Wire line driving, internal user-adjustable timers relieve the system host processor from generating timecritical 1-Wire waveforms, supporting both standard and overdrive 1-Wire communication speeds. The advanced selftimed 1-Wire master has selectable active or passive 1-Wire pullup. Strong pullup features support 1-Wire power delivery for 1-Wire devices that require this for EEPROMs and cryptographic computations. Once supplied with a command and data, the input/output controller of the DS2485 performs time-critical 1-Wire communication functions such as reset/ presence-detect cycle, read-byte, write-byte, read-block, write-block, single-bit R/W, triplets for ROM Search, and full command sequences for 1-Wire authenticators without requiring interaction with the host processor. The GPIO pin can be independently operated under command control. Additionally, the DS2485 provides three pages of user memory. The DS2485 communicates with a host processor through its I²C bus interface in standard mode or in fast mode up to 1MHz. The DS2485 is not compatible with the DS2482/DS2483/DS2484 devices.

Design Resource Overview

Operation of the DS2485 involves configuring the 1-Wire master and then performing individual 1-Wire commands or grouping them into a series of primitive 1-Wire commands.

Memory

The DS2485 has a 0.75Kb EEPROM array of general-purpose, user-programmable memory organized into three pages of 32-bytes with even-numbered addresses. Odd-numbered pages are not available for use and are write protected. Each even-numbered page has optional protection modes.

Table 1. User Memory Map with Default Protections

**Protection mode restrictions: Protection for a page can only be set once.*

Open-Drain GPIO

A dedicated volatile memory region is used to control and/or read the open-drain GPIO pin. Upon power-up, the GPIO pin is high impedance.

1-Wire Master

The 1-Wire master reports data and status from the 1-Wire side to the host processor.

Transaction Sequence

The protocol for accessing a connected slave device through the 1-Wire master is as follows:

● Initialization

- ROM Function command
- Device Function command
- Transaction/data

Power-Up 1-Wire Bus

On power-up, the DS2485 1-Wire master defaults with the 1-Wire bus in the "float condition," per [Table 37.](#page-30-0) After powerup, this setting must be changed for correct 1-Wire operation. Set register RPUP/BUF for correct 1-Wire operation. For most applications with only one 1-Wire slave device, the recommendation is to set the RPUP/BUF register to 6h, per [Table 34.](#page-29-0) After setting RPUP/BUF, a 1-Wire reset must be performed with any command that can perform that operation.

Initialization

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the 1-Wire master, followed by a presence pulse(s) transmitted by the slave(s). The presence pulse lets the bus master know that the slave is on the bus and is ready to operate. For more details, see the *[1-Wire Signaling](#page-9-0) [and Timing](#page-9-0)* section.

1-Wire Signaling and Timing

The 1-Wire protocol consists of four types of signaling on one line: reset sequence with reset pulse and presence pulse, write-zero, write-one, and read-data. Except for the presence pulse, the 1-Wire master initiates all falling edges. The 1-Wire master can communicate at two speeds: standard and overdrive. While in overdrive mode, the fast timing applies to all waveforms.

[Figure 1](#page-9-1) shows the initialization sequence required to begin any communication. A reset pulse followed by a presence pulse indicates that a slave is ready to receive data, given the correct ROM and device function command.

Figure 1. 1-Wire Reset/Presence-Detect Cycle

Read/Write Time Slots

Data communication on the 1-Wire bus takes place in time slots that carry a single bit each. Write time slots transport data from the 1-Wire master to a connected slave. Read time slots transfer data from the slave to the 1-Wire master. [Figure 2](#page-10-0) illustrates the definitions of the write and read time slots.

All communication begins with the master pulling the data line low. As the voltage on the 1-Wire line falls below the threshold V_{TL} , the slave starts its internal timing generator that determines when the data line is sampled during a write time slot and how long data is valid during a read time slot.

Master-to-Slave

For a write-one time slot, the voltage on the data line must have crossed the V_{TH} threshold before the write-one low time t_{W1LMAX} is expired. For a write-zero time slot, the voltage on the data line must stay below the V_{TH} threshold until

the write-zero low time t_{W0LMIN} is expired. For the most reliable communication, the voltage on the data line should not exceed V_{II MAX} during the entire t_{W0L} or t_{W1L} window required by the slave. After the V_{TH} threshold has been crossed, the DS2485 needs a recovery time t_{RFC} before it is ready for the next time slot.

Slave-to-Master

A read-data time slot begins like a write-one time slot. The voltage on the data line must remain below V_{T1} until the read low time (t_{RL}) is expired. During the t_{RL} window, when responding with a 0, the slave starts pulling the data line low; its internal timing generator determines when this pulldown ends and the voltage starts rising again. When responding with a 1, the slave does not hold the data line low at all, and the voltage starts rising as soon as t_{RI} is over. Note that the slave t_{RL} during a logic 1 is adequately an approximation of the 1-Wire master t_{W1L} setting.

The slave t_{RL} plus the bus rise time on the near end and the internal timing generator of the slave on the far end define the 1-Wire master sampling window in which the 1-Wire master performs a read from the data line. After reading from the data line, the 1-Wire master waits until $t_{SI O}T$ is expired. This guarantees sufficient recovery time (t_{RFC}) for the slave to get ready for the next time slot. Note that t_{REC} ; specified herein applies only to a single slave attached to a 1-Wire line. For multidevice configurations, t_{REC} must be extended to accommodate the additional 1-Wire device input capacitance.

Figure 2. Read/Write Timing Diagrams

Strong Pullup

The strong pullup function can be activated prior to a 1-Wire Write Byte, 1-Wire Read Byte, 1-Wire Single Bit, 1-Wire Block, or 1-Wire Write Block command. Strong pullup is commonly used with 1-Wire EEPROM devices when copying buffer data to the main memory. The respective device data sheets specify the location in the communications protocol after which the strong pullup should be applied. The strong pullup can be enabled immediately prior to issuing the

command that puts the 1-Wire device into the state where it needs the extra power for primitive 1-Wire commands or as an integral part of advanced commands. The strong pullup uses the same internal pullup transistor as the active pullup feature. See the RAPU parameter in the *[Electrical Characteristics](#page-1-0)* table to determine whether the voltage drop is low enough to maintain the required 1-Wire voltage at a given load current and supply voltage. If the strong pullup is enabled, the DS2485 treats the rising edge of the time slot in which the strong pullup starts as if the active pullup was activated. However, in contrast to the active pullup, the strong pullup (i.e., the internal pullup transistor) remains conducting, as shown in [Figure 3,](#page-11-0) until the DS2485 receives a command that generates 1-Wire communication (the typical case), or until the strong pullup is disabled or the 1-Wire master is reset. When the strong pullup ends, it is automatically disabled. Using the strong pullup feature does not change the active pullup settings.

Figure 3. Strong Pullup Timing

Active Pullup (APU)

The APU is a function that accelerates the rise time during a 1-Wire reset cycle, write time slot, or read time slot. The 1-Wire master triggering mechanism is always ready after the initial low time of a 1-Wire reset cycle or time slot completes. This rise-time acceleration is accomplished by an active pullup impedance (R_{APU}) that begins driving once the active pullup on threshold (V_{IAPO}) is crossed from low to high. APU does not apply to the rising edge of a recovery from a short on the line, a power-up presence pulse of a slave, or any other event outside of a 1-Wire reset cycle or a time slot. Enabling APU is generally recommended for best 1-Wire performance.

Active Pullup for 1-Wire Reset Cycle

[Figure 4](#page-12-0) illustrates an active pullup for a 1-Wire reset cycle. A 1-Wire reset cycle begins by driving the line low for a t_{RSTL} period. When the t_{RSTI} expires, the APU triggering mechanism is on and triggers when the V_{IAPO} level is crossed from low to high. APU then remains on for a duration of t_{APU} . After the completion of t_{APU} , the APU trigger mechanism is reset to be on again and triggers when the V_{IAPO} level is crossed from low to high upon a presence pulse completing. APU then remains on until the duration of t_{RSTH} expires.

Figure 4. Active Pullup for a 1-Wire Reset Cycle

Active Pullup for Read/Write Time Slots

[Figure 5](#page-12-1) illustrates an active pullup for a 1-Wire write-zero or write-one time slot. A write-zero time slot begins by the 1-Wire master driving the line low for a t_{W0L} period. When the t_{W0L} expires, the APU triggering mechanism is on and triggers when the V_{IAPO} level is crossed from low to high. APU then remains on until t_{RFC} expires. A write-one time slot begins by the 1-Wire master driving the line low for a t_{W1L} period. When the t_{W1L} expires, the APU triggering mechanism is on and triggers when the V_{IAPO} level is crossed from low to high. Unlike the write-zero time slot, the write-one time slot has APU for a much longer recovery duration defined by $(t_{W0L} - t_{W1L}) + t_{REC}$.

Figure 5. Active Pullup for 1-Wire Write Time Slot

[Figure 6](#page-13-0) illustrates an active pullup for 1-Wire read time slots. On a 1-Wire read-zero time slot, the master pulls the line low. The slave detects the low, and takes over driving the line. At that point, both the master and slave are driving the line low until t_{W1L} expires. After t_{W1L}, the master turns on the normal pullup (R_{WPU}), and enables the APU triggering mechanism. The master samples the read data at t_{MSR}. After the slave response time (t_{SPD}) expires, the slave releases the line. The APU triggers when the V_{IAPO} level is crossed from low to high. The APU remains on until the end of the slot as defined in [Figure 6.](#page-13-0) On a 1-Wire read-one time slot, the master pulls the line low for t_{W1L}. The slave detects the low, but does not drive the line. When the t_{W1L} expires, the master turns on the normal pullup and enables the APU triggering mechanism. The APU triggers when the V_{IAPO} level is crossed from low to high. The APU remains on until the end of the slot as defined by $(t_{W0L} - t_{W1L}) + t_{REC}$. The read-one recovery time is longer than the read-zero case.

Figure 6. Active Pullup for 1-Wire Read Time Slot

I 2C

General Characteristics

The I2C bus uses a data line (SDA) plus a clock signal (SCL) for communication. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage through a pullup resistor. When there is no communication, both lines are high. The output stages of devices connected to the bus must have an open drain or open collector to perform the wired-AND function. Data on the I²C bus can be transferred at rates of up to 100kbps in standard mode and up to 400kbps in fast mode. The DS2485 works in both modes or up to a clock rate of 1MHz. A device that sends data on the bus is defined as a transmitter, and a device receiving data is defined as a receiver. The device that controls the communication is called a master. The devices that are controlled by the master are slaves. To be individually accessed, each device must have a slave address that does not conflict with other devices on the bus. Data transfers can be initiated only when the bus is not busy. The master generates the serial clock (SCL), controls the bus access, generates the START and STOP conditions, and determines the number of data bytes transferred between START and STOP ([Figure 7](#page-13-1)). Data is transferred in bytes, with the most significant bit being transmitted first. After each byte follows an acknowledge bit to allow synchronization between master and slave.

Figure 7. I2C Protocol Overview

Slave Address

The slave address to which the DS2485 responds is shown by default in **[Figure 8.](#page-14-0)** The slave address is part of the slave address/control byte. The last bit of the slave address/control byte (R/W) defines the data direction. When set to 0, subsequent data flows from the master to the slave (write access); when set to 1, data flows from the slave to the master (read access). The default address can be changed with the Set I2C Address command.

Figure 8. DS2485 I2C Slave Address

I 2C Definitions

The following terminology is commonly used to describe I²C data transfers. The timing references are defined in [Figure](#page-15-0) [9](#page-15-0).

Bus Idle or Not Busy

Both SDA and SCL are inactive and in their logic-high states.

START Condition

To initiate communication with a slave, the master must generate a START condition. A START condition is defined as a change in state of SDA from high to low while SCL remains high.

STOP Condition

To end communication with a slave, the master must generate a STOP condition. A STOP condition is defined as a change in state of SDA from low to high while SCL remains high.

Repeated START Condition

Repeated STARTs are commonly used for read accesses after having specified a memory address to read from in a preceding write access. The master can use a repeated START condition at the end of a data transfer to immediately initiate a new data transfer following the current one. A repeated START condition is generated the same way as a normal START condition, but without leaving the bus idle after a STOP condition.

Data Valid

With the exception of the START and STOP conditions, transitions of SDA can occur only during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the required setup and hold time ($t_{HD:DAT}$ after the falling edge of SCL and t_{SUPAT} before the rising edge of SCL; see [Figure 9](#page-15-0)). There is one clock pulse per bit of data. Data is shifted into the receiving device during the rising edge of the SCL pulse.

When finished with writing, the master must release the SDA line for a sufficient amount of setup time (minimum tSU:DAT, + t_R in [Figure 9](#page-15-0)) before the next rising edge of SCL to start reading. The slave shifts out each data bit on SDA at the falling edge of the previous SCL pulse, and the data bit is valid at the rising edge of the current SCL pulse. The master generates all SCL clock pulses, including those needed to read from a slave.

Figure 9. I2C Timing Diagram

Commands

Device Function Commands

The DS2485 has 15 commands with four memory commands, four configuration commands, seven 1-Wire master commands, and a CRC16 command. [Table 2](#page-15-1) lists these commands.

Table 2. Device Function Commands

**See* [Table 42](#page-33-0) *for the complete list of 1-Wire primitives including reset, read bit, write bit, read byte, and write byte, along with GPIO, 1-Wire speed, and pullup commands.*

I 2C Communication Command Sequence

The generic command sequence is shown in [Table 3](#page-16-0). The write sequence begins with the master sending an I²C Start and write I²C address, then a command code from the listings in [Table 5](#page-17-0) is issued. Optionally, if the command requires it, a command parameter(s) and write data byte(s) might be sent followed by an I2C Stop. After the sequence writes, a delay might also be needed to allow the command process to complete.

Next, the read sequence begins by sending an I²C Start and read I²C address. The first byte read after the address is the length to set the number of data bytes to read. When receiving the read information, a Result Byte is provided that expresses if the sequence was successful (with an AAh) or if an error has occurred (with an unlike value). After the Result Byte, all the data can be read and should be followed by an I2C Stop.

Table 3. Generic I2C Command Sequence

Table 4. Communication Legend

Write Memory (96h)

The Write Memory command is used to write a 32-byte page. The page can be any even-numbered user memory page (0 to 5). The page must not have WP protection (all odd-numbered pages have WP protection). If the page is protected, it fails with a 55h result byte. On success, the result byte is AAh. The 32-byte page data is provided after the parameter byte during the command sequence. All writes must be 32 bytes.

Table 5. Write Memory

Table 6. Write Memory Parameter Byte

Bits 2:0: Memory Page Number (PAGE#). Page to write, 0 to 5 (odd values reference protected pages).

Table 7. Write Memory Command Communication Sequence

Read Memory (44h)

The Read Memory command is used to read a 32-byte page. The page can be any user memory page. All reads are the full 32 bytes. On success, the result byte is AAh. If an invalid page number is specified, 32 bytes of FFh are returned with a result byte of 77h. Odd-numbered pages return variable data with a result byte of AAh.

Table 8. Read Memory

Table 9. Read Memory Parameter Byte

Bits 2:0: Memory Page Number (PAGE#). These bits select the page number to be read. Acceptable values are User Page (Page 0 through Page 5).

Table 10. Read Memory Command Communication Sequence

Read Status (AAh)

Read the status of the protection settings of each of the six user pages, manufacturer ID (MANID), or device version.

Table 11. Read Status Command

Table 12. Read Status Parameter Byte

Bit 1:0: Output selection (OUTPUT_SELECT). (00b) return protection bytes of pages 0 to 5, 6 bytes; (01b) return MANID, 2 bytes; (10b) return device version, 2 bytes

Table 13. Read Status Command Communication Sequence

Table 14. Read Status Page Protection Result for Each Page

Bit 1: Write Protection (WP). (1b) permanently sets write protection; (0b) no write protection

Bit 5: None Protection (NONE). (1b) permanently sets no protection on page allowed and locks out any future attempts to add protection.

Set I2C Address (75h)

This command sets the I2C address. By default, the I2C address used is displayed in [Figure 3](#page-11-0). This command changes this default in a write-once event.

Table 15. Set I2C Address Command

Table 16. New I2C Address Parameter

Bits 7:1: I2C Address (I2C_ADDR). I2C address parameter.

Table 17. Set I2C Address Command Communication Sequence

Set Page Protection (C3h)

The Set Page Protection command sets the protection state of a single memory page. This is a one-time operation for each protection area. Attempting to set the protection of a page that is already protected (including all odd-numbered pages) results in an error 55h result byte. Attempting to set a protection combination on a protection area that is not valid results in a 77h error code. AAh is the result byte for a successful operation.

Table 18. Set Page Protection Command

Table 19. Set Page Protection Parameter (Byte 1)

Bits 3:0: Memory Page Number (PAGE#). These bits select the page number to be protected. Acceptable values are from Page 0 to Page 5, but odd-numbered pages are already protected.

Table 20. Set Page Protection Parameter (Byte 2)

Bit 1: Write Protection (WP). (1b) permanently sets write protection; (0b) no write protection

Bit 5: None Protection (NONE). (1b) permanently sets no protection on page allowed and locks out any future attempts to add protection.

Table 21. Set Page Protection Command Communication Sequence

Read 1-Wire Port Configuration (52h)

Read one or all of the 1-Wire port configuration settings.

Table 22. Read 1-Wire Port Configuration Command

Table 23. 1-Wire Port Configuration Register Parameter

Bits 7:0: Register (REG). Register number 0-13h; any value > 13h results in all registers read. If the value is 0-13h, then select the desired register from [Table 24](#page-23-0). The returned value is in the same format as the 1-Wire Write Port Config "1-Wire Master New Configuration Value."

Table 24. Port Configuration Registers

Table 25. Read 1-Wire Port Configuration Command Communication Sequence

Write 1-Wire Port Configuration (99h)

Write a 1-Wire port configuration register to change 1-Wire timing.

Table 26. Write 1-Wire Port Configuration Command

Table 27. 1-Wire Port Configuration Register Parameter

Bits 5:0: Resister (REG#). Register number 0-13h. Select the desired register from [Table 24.](#page-23-0)

Table 28. Port Configuration Registers

*Reserved must not be written to.

Table 29. 1-Wire Master Configuration Bit Assignment (Register 0)

Bit 12: Active Pullup (APU). The APU bit controls whether an active pullup (low-impedance transistor) or a passive pullup (RWPU resistor) is used to drive a 1-Wire line from low to high. When APU = 0, active pullup is disabled (resistor mode). Enabling active pullup is generally recommended for best 1-Wire performance. The active pullup does not apply to the rising edge of a recovery after a short on the 1 Wire line. (Default 0)

Bit 13: Strong Pullup (SPU). The SPU bit, when set to 1, is used to activate the strong pullup function prior to a 1-Wire Write Byte, 1-Wire Read Byte, or 1-Wire Write Bit, 1-Wire Read Bit command. When 0, the strong pullup function is disabled. (Default 0)

Bit 14: Power-Down (PDN). The PDN bit is used to remove power from the 1-Wire port, e.g., to force a 1-Wire slave to perform a power-on reset. The default state of PDN is 0, enabling normal operation. When PDN is changed to 1, no 1-Wire communication is possible. To end the 1-Wire power-down state, the PDN bit must be changed to 0. (Default 0)

Bit 15: 1-Wire Speed (1WS). The 1WS bit determines the timing of any 1-Wire communication generated by the master. Writing to the 1-Wire Master Configuration register with the 1WS bit as 0 sets the speed to standard speed (default). 1WS = 1 sets the speed to overdrive. (Default 0)

BIT 15 BIT 14 BIT 13 BIT 12 BIT 11 BIT 10 BIT 9 BIT 8 CUSTOM | X | VALUE[13:8] BIT 7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 VALUE[7:0]

Table 30. 1-Wire Master New Configuration Value Bit Assignment (Registers 1 to 18)

Bits 13:0: Value Assignment (VALUE). Predefined register value 0–Fh or custom timing value.

Warning: When using custom timing values, 1-Wire communication failure can occur if the value chosen is outside the specification of the 1-Wire slave.

Bit 15: Custom Timing (CUSTOM). (1b) custom timing value used for the port configuration register in 62.5ns ticks times the value; (0b) predefined value used for the port configuration register (only the lower 4 bits of VALUE used). See [Table 16](#page-20-0) to [Table 20](#page-21-0) for the meaning of the predefined values for the selected register.

Table 31. Write 1-Wire Port Configuration Command Communication Sequence

Table 32. Predefined Register Values for Standard Speed Timing

*Default

Table 33. Predefined Register Values for Overdrive Speed Timing

*Default

Table 34. Predefined Register Values for RWPU and VTH/VIAPO

*Upon power-up, the default setting is per [Table 30](#page-27-0). Set for correct 1-Wire operation.

For most applications with only one slave device, the recommendation is to set RPUP/BUF to 6h.

Table 35. Predefined Register Values for PDSLEW

*Default

**Typical values

Table 36. Custom Timing Maximum Values Allowed

Table 37. Custom Settings for RPUP/BUF Register

*This is the "float condition." After power-up, this setting must be changed for correct 1-Wire operation. Additionally, a 1-Wire reset must be performed. This can be accomplished with the 1-Wire Command (1-Wire Reset). Furthermore, the float condition can be re-entered by setting this register back to 803Ch.

Table 38. Custom Timing Values for PDSLEW Register

*Do not use other bit values for the slew settings.

**Typical values

Master Reset (62h)

Reset the 1-Wire master.

Table 39. Master Reset Command

Table 40. Master Reset Command Communication Sequence

1-Wire Script (88h)

Execute one or more 1-Wire primitive commands and return results.

Table 41. 1-Wire Script Command

Table 42. 1-Wire Primitive Commands

Table 42. 1-Wire Primitive Commands (continued)

*Overdrive Skip ROM sequence:

1. Standard speed reset

2. Standard speed presence detected (if no presence, clear 1-Wire Master Status [RST] and return "Master Reset fail")

3. Transmit Overdrive Skip Command (3Ch)

4. 2ms delay

- 5. Overdrive speed reset
- 6. Overdrive speed presence detect
- 7. Update 1-Wire Master Status [RST] and return success

Table 43. 1-Wire Reset Parameter (RP)

Bit 7: 1-Wire Speed Inverted (1WS_INV). Same as bit 3, but inverted.

Bit 3: 1-Wire Speed (1WS). The 1WS bit determines the timing of any 1-Wire communication generated by the master. Writing to the 1-Wire Master Configuration register with the 1WS bit as 0 sets the speed to standard speed (default). 1WS = 1 sets the speed to overdrive. (Note this is just the 1WS portion of the 1-Wire Master Configuration.)

Bit 1: Ignore Presence (IGNORE). 1b to ignore the presence result when continuing to process the script. 0b to verify that the presence pulse is detected. If not detected, then stop the script.

Table 44. 1-Wire Write Bit Parameter (WB)

Bit 0: Bit Value (BIT_VALUE). Bit value to write.

Table 45. 1-Wire Write Byte Parameter (TX)

Bits 7:0: Byte Value (BYTE_VALUE). Byte value to write.

Table 46. 1-Wire Triplet Parameter (TP)

Bit 0: 1-Wire Triplet Branch Direction (T_VALUE). This bit specifies the branch direction to be taken if both the first and the second read time slot read a 0. (0b) a write-zero time slot is generated; (1b) a write-one time slot is generated.

Table 47. 1-Wire Script Command Communication Sequence

Table 48. 1-Wire Master Status Result (ST)

Bit 7: Branch Direction Taken (DIR). When a 1-Wire Triplet command is executed, this bit reports to the host processor the search direction that was chosen by the third bit of the triplet. The power-on default of DIR is 0. This bit is updated only with a 1-Wire Triplet command and has no function with other commands. For additional information, see the description of the 1-Wire Triplet command and *[Application Note 187: 1-Wire Search Algorithm](http://maximintegrated.com/AN187)*.

Bit 6: Triplet Second Bit (TSB). The TSB bit reports the logic state of the active 1-Wire line sampled at t_{MSR} of the second bit of a 1-Wire Triplet command. The power-on default of TSB is 0. This bit is updated only with a 1-Wire Triplet command and has no function with other commands.

Bit 5: Single-Bit Result (SBR). The SBR bit reports the logic state of the active 1-Wire line sampled at t_{MSR} of a 1-Wire Read/Write Bit command or the first bit of a 1-Wire Triplet command. The power-on default of SBR is 0. If the 1-Wire Write Bit command sends a 0 bit, SBR should be 0. With a 1-Wire Triplet command, SBR could be 0 as well as 1, depending on the response of the 1-Wire devices connected. The same result applies to a 1-Wire Read Bit command that sends a 1 bit, as it could be 0 as well as 1.

Bit 4: 1-Wire Speed Status (1WSS). The 1WSS bit is read-only and reports the timing of any 1-Wire communication generated by the master. 1WS = 0 standard speed, 1WS = 1 overdrive speed.

Bit 3: Logic Level (LL). The LL bit is a read only value that reports the logic state of the active 1-Wire line without initiating any 1-Wire communication. The 1 Wire line is sampled for this purpose every time the 1-Wire Master Status register is read. The sampling and updating of the LL bit takes place when the host processor has addressed the DS2485 in read mode (during the acknowledge cycle), provided that the read pointer is positioned at the 1-Wire Master Status register.

Bit 2: Short Detected (SD). The SD bit is updated with every 1-Wire Reset command. If the DS2485 detects a logic 0 on the 1-Wire line at t_{MSI} during the presence-detect cycle, the SD bit is set to 1. This bit returns to its default 0 with a subsequent 1-Wire Reset command provided that the short has been removed.

Bit 1: Presence-Pulse Detect (PPD). The PPD bit is updated with every 1-Wire Reset command. If the DS2485 detects a presence pulse from a 1-Wire device at t_{MSP} during the presence-detect cycle, the PPD bit is set to 1. This bit returns to its default 0 if there is no presence pulse or if the 1-Wire line is shorted during a subsequent 1-Wire Reset command.

Bit 0: Ignore Presence Status (IGNORES). This IGNORES bit is read-only and indicates what value was set in the 1-Wire Reset Parameter (RP) bit IGNORE. 0b to verify that the presence pulse is detected, 1b to not verify the presence pulse detect.

Table 49. 1-Wire Byte Result (RX)

Bits 7:0: Byte Value Result (BYTE_VALUE). Byte value read.

1-Wire Block (ABh)

Perform a mixture of read and write 1-Wire data block. Read bytes in the input block must be FFh. Optionally, reset 1-Wire first.

Table 50. 1-Wire Block

Table 51. 1-Wire Block Parameter Byte

Bit 0: 1-Wire Reset (OW_RST). (1b) transmit a 1-Wire reset before the block and verify presence pulse—if presence is not detected and IGNORE = 0b then stop operation; (0b) no 1-Wire reset

Bit 1: Ignore Presence Pulse (IGNORE). (1b) ignore the presence pulse result from OW RST; (0b) do not ignore presence on optional 1-Wire reset.

Bit 2: Strong Pullup (SPU). (1b) enable SPU at the end of the block (must be manually turned off through the 1-Wire Master Configuration register); (0b) do not enable SPU at the end of the block.

Bit 3: P-Channel Enable (PE). (1b) enable GPIO to conduction state at the end of a successful block—this occurs within 10us of the strong pullup activation, allowing an external P-channel MOSFET to be used as strong pullup (must be manually turned off through the 1-Wire Master Configuration register); (0b) do not change the GPIO state.

Table 52. 1-Wire Block Command Communication Sequence

1-Wire Write Block (68h)

Write 1-Wire block of data with optional 1-Wire reset first. The readback of each 1-Write byte written is verified. An error code indicates if the readback did not match the byte written.

Table 53. 1-Wire Write Block

Table 54. 1-Wire Write Block Parameter Byte

Bit 0: 1-Wire Reset (OW_RST): (1b) transmit a 1-Wire reset before the block and verify presence pulse—if presence is not detected and IGNORE = 0b then stop operation; (0b) no 1-Wire reset.

Bit 1: Ignore Presence Pulse (IGNORE). (1b) ignore the presence pulse result from OW_RST; (0b) do not ignore presence on optional 1-Wire reset.

Bit 2: Strong Pullup (SPU). (1b) enable SPU at the end of the block (must be manually turned off through the 1-Wire Master Configuration register); (0b) do not enable SPU at the end of the block.

Table 55. 1-Wire Write Block Command Communication Sequence

1-Wire Read Block (50h)

Read a block of 1-Wire data.

Table 56. 1-Wire Read Block

Table 57. 1-Wire Write Block Parameter Byte

Bit 7:0: Read Length (READ_LEN): Number of bytes to read from 1-Wire (standard or overdrive depending on state).

Table 58. 1-Wire Read Block Command Communication Sequence

1-Wire Search (11h)

Perform 1-Wire Search algorithm and return one device ROMID.

Table 59. 1-Wire Search

Table 60. 1-Wire Search Parameter Byte

Bit 0: 1-Wire Reset (OW_RST). (1b) transmit a 1-Wire reset before the block and verify presence pulse—if presence is not detected, and IGNORE = 0b then stop operation; (0b) no 1-Wire reset.

Bit 1: Ignore Presence Pulse (IGNORE). (1b) ignore the presence pulse result from OW_RST; (0b) do not ignore presence on optional 1-Wire reset.

Bit 2: Search Reset (SEARCH_RST). (1b) reset the search state to find the "first" device ROMID; (0b) do not reset the search state, find the "next" device ROMID.

Table 61. 1-Wire Search Command Communication Sequence

Table 62. 1-Wire Search Last Device Result

Bit 0: Last Device Flag (LAST_DEV): (1b) indicates that the ROMID returned is the last device in the search on the 1-Wire bus; (0b) indicates more devices are on the 1-Wire bus, additional calls to 1-Wire Search with SEARCH_RST = 0 result in the "NEXT" device.

Full Command Sequence (57h)

Perform a standard "Command Start" 1-Wire command sequence at the selected speed, strong pullup delay, and read result. The CRC16 from the slave is verified before the release byte is sent and on read result.

Table 63. Full Command Sequence

Table 64. Full Command Sequence Parameter Byte

Bit 7:0: 1-Wire Command Delay (OW_CMD_DELAY). Delay for strong pullup during standard command sequence in increments of 2ms.

Table 65. Full Command Sequence Command Communication Sequence

Table 66. 1-Wire Communication Generated from Full Command Sequence

Compute CRC16 (CCh)

Compute CRC16 on provided data (1 to 126 bytes).

Table 67. Compute CRC16 Command

Table 68. Compute CRC16 Command Communication Sequence

Ordering Information

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Revision History

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.