

August 1999 Revised October 1999

74ACT16240

16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs

General Description

The ACT16240 contains sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

Features


- Separate control logic for each byte
- 16-bit version of the ACT240
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74ACT16240SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16240MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Inputs (Active LOW)
I ₀ -I ₁₅	Inputs
\overline{O}_0 – \overline{O}_{15}	Outputs

Connection Diagram



FACT™ is a trademark of Fairchild Semiconductor Corporation.

Truth Tables

Inj	Outputs	
OE ₁	I ₀ -I ₃	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	Н	L
Н	X	Z

Inp	Outputs	
OE ₂	I ₄ —I ₇	$\overline{O}_4 - \overline{O}_7$
L	L	Н
L	Н	L
Н	X	Z


Inj	Outputs	
ŌE ₃	I ₈ –I ₁₁	0 ₈ -0 ₁₁
L	L	Н
L	Н	L
Н	X	Z

In	Outputs	
ŌE₄	I ₁₂ –I ₁₅	O ₁₂ -O ₁₅
L	L	Н
L	Н	L
Н	X	Z

Functional Description

The ACT16240 contains sixteen inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independently of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram



H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{aligned} V_{l} &= -0.5 \text{V} & -20 \text{ mA} \\ V_{l} &= V_{CC} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$

DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V DC Output Source/Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin \pm 50 mA Junction Temperature $+140^{\circ}\text{C}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$

Recommended Operating Conditions

Minimum Input Edge Rate ($\Delta V/\Delta t$) 125 mV/ns

 V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	Parameter V_{CC} $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to +		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Cymbol	i arameter		Тур	Guaranteed Limits			
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} – 0.1V
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	V	1 _{OUT} = -30 μA
							$V_{IN} = V_{IL}$ or V_{IH}
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	V	
							$V_{IN} = V_{IL}$ or V_{IH}
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{OZ}	Maximum 3-STATE	5.5		±0.5	±5.0	цΑ	$V_I = V_{IL}, V_{IH}$
	Leakage Current	3.5		±0.5	±3.0	μΛ	$V_O = V_{CC}$, GND
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
I _{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	μА	$V_{IN} = V_{CC}$ or GND
I _{OLD}	Minimum Dynamic	5.5			75	75 mA V _{OLD} = 1.0	
I _{OHD}	Output Current (Note 3)	3.5			-75	mA	V _{OHD} = 3.85V Min

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.


AC Electrical Characteristics


Symbol	Parameter	V _{cc} (V)		$T_A = +25$ °C $C_L = 50 pF$			C to +85°C 50 pF	Units
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.7	4.8	7.3	2.7	7.8	
t _{PHL}	Data to Output	5.0	3.0	5.1	7.3	3.0	7.8	ns
t _{PZH}	Output Enable Time	5.0	2.5	4.5	7.4	2.5	7.9	
t _{PZL}		5.0	2.7	4.7	7.5	2.7	8.0	ns
t _{PHZ}	Output Disable Time	F 0	2.3	5.0	7.9	2.3	8.2	
t_{PLZ}		5.0	2.0	4.6	7.4	2.0	7.9	ns

Note 4: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Capacitance

Symbol Parameter		Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$





ANCTIONAL MINERALLY COMPANY OF CO
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
EARPOUNDIS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:
 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- A critical component in any component of a life support device or system whose failure to perform can be rea-sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

sonably expected to result in a significant injury to the

user.

www.fairchildsemi.com