

DATASHEET

3A Rated µPOL[™] Buck Regulator with Integrated Inductor and Digital Power System Management

Features

- µPOL[™] package with output inductor included
- Small size: <u>3.3mm x 3.3mm x 1.5mm</u>
- Continuous 3A load capability
- Plug and play: no external compensation required
- Programmable operation using the I²C serial bus (fast mode and fast mode plus)
- Wide input voltage range: 8–16V
- Preset output voltage: 3.3 or 5V
- Enabled input, programmable under-voltage lock-out (UVLO) circuit
- Open-drain power-good (PG) indicator
- Built-in protection features
- Operating temperature from -40°C to +125°C
- Lead-free and halogen-free
- Compliant with EU Directives REACH and RoHS 6

Applications


- Storage applications
- Telecom and networking applications
- Industrial applications
- Server applications
- Distributed point-of-load power architectures
- Computing peripheral voltage regulation
- General DC-DC conversion

Description

The FS1403 is an easy-to-use, fully integrated and highly efficient micro-point-of-load (μ POL^m) voltage regulator. The on-chip pulse-width modulation (PWM) controller and integrated MOSFETs, plus incorporated inductor and capacitors, result in an extremely compact and accurate regulator. The low-profile package is suitable for automated assembly using standard surface-mount equipment.

Developed by a cross-functional engineering team, the design exemplifies best practice and uses class-leading technologies. From early in the integrated circuit design phase, designers worked with application and packaging engineers to select compatible technologies and implement them in ways that reduce compromise. The ability to program aspects of the FS1403's operation using the Inter-Integrated Circuit (I²C) protocol is unique in this class of product. Developing and optimizing all of these elements together has yielded the smallest, most efficient and fully featured 3A µPOL[™] currently available.

The built-in protection features include pre-biased start-up, soft-start protection, over-voltage protection, thermally compensated over-current protection with hiccup mode, thermal shut-down with auto-recovery.



Page 1

Aad ee Halogen Free


Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright© 2018-20 TDK Corporation. All rights reserved. All registered trademarks and trademarks are the property of their respective owners. Data and specifications subject to change without notice.



Rev 1.5 May 31, 2023



Pin configuration






Figure 2 Pin layout (bottom view)

Pin functions

Figure 1 Pin layout (top view)

Pin Number	Name	Description
1	SDA	I²C Data Serial Input/Output line. Pull up to bus voltage with a 4.99kΩ resistor. If not used, tie to Agnd.
2	PG	Power Good status. Open drain of an internal MOSFET. Pull up to V_{CC} – pin 10 or an external bias voltage (Figure 6) – with a 49.9k Ω resistor.
3	En Enable. Switches the FS1403 on and off. Can be used with two external resistors to set an external UVLO (Figure 5).	
4	SCL	I ² C Clock line. Pull up to bus voltage with a 4.99kΩ resistor. If not used, tie to Agnd.
5	Vos	V_{OUT} sense pin. Connect directly to the regulator output (V_{OUT}).
6	ADDR	Address. Connect to AGnd through a resistor to program FS1403 address (page 15).
7	Vout	Regulator output voltage. Place output capacitors between this pin and PGnd (pin 8).
8, 16	PGnd	Power ground. Serves as a separate ground for the MOSFETs. Connect to the power ground plane in the application.
9	AGnd	Signal ground. Serves as the ground for the internal reference and control circuitry.
10	Vcc	Supply voltage. May be an input bias for an external V _{CC} voltage or the output of the internal LDO regulator.
11	V _{IN}	Input voltage. Input for the internal LDO regulator.
12,13,14, 17	PVIN	Power input voltage. Input for the MOSFETs.
15	V _{SW}	Test point for internal V _{sw} . Connect to an isolated pad on the PCB.

Page 2

Rev 1.5, May 31, 2023

Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



Block diagram




Figure 3 FS1403 µPOL™

Typical applications




Figure 4 Typical applications circuit

Page 3

Rev 1.5, May 31, 2023

Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.





Absolute maximum ratings

Warning: Stresses beyond those shown may cause permanent damage to the FS1403.

Note: Functional operation of the FS1403 is not implied under these or any other conditions beyond those stated in the FS1403 specification.

Reference	Range		
PV _{IN} , V _{IN} , En to PGnd	-0.3V to 18V (Note 1, page 9)		
V _{cc} to PGnd	-0.3V to 6V (Note 2, page 9)		
Vos to AGnd	-0.3V to V _{cc} (Note 2, page 9)		
PG to AGnd	-0.3V to V _{cc} (Note 2, page 9)		
PGnd to AGnd	-0.3V to +0.3V		
ESD Classification	2kV (HBM JESD22-A114)		
Moisture Sensitivity Level	MSL 3 (JEDEC J-STD-020D)		

Thermal Information		Range	
Junction-to-Ambient Thermal Resistance Θ_{JA}		22.6°C/W	
Junction to PCB Thermal Resistance Θ_{J-PCB}		2.36°C/W	
Storage Temperature Range		-55°C to 150°C	
Junction Temperature Range		-40°C to 150°C	
Note: Θ_{JA} : FS1403 evaluation board and JEDEC specifications JESD 51-2A $\Theta_{J-c \ (bottom)}$: JEDEC specification JESD 51-8			

Page 4

Rev 1.5, May 31, 2023



Order information

Package details

The FS1403 uses a µPOL[™] 3.3 mm x 3.3 mm package delivered in tape-and-reel format (Figure 31), with either 250 or 4000 devices on a reel.

Standard part numbers

Output voltages of 3.3V and 5V are available.

	Part numbers			
Vout	250 devices on a reel	4000 devices on a reel		
3.3	FS1403-3300-AS	FS1403-3300-AL		
5.0	FS1403-5000-AS	FS1403-5000-AL		

Page 5

Rev 1.5, May 31, 2023



Recommended operating conditions

Definition	Symbol	Min	Max	Units
Input Voltage Range (Note 3)	PVIN, VIN	8	16	
Output Voltage Range	Vo	3.3	5	V
Continuous Output Current Range	lo	0	3	А
Operating Junction Temperature	TJ	-40	125	°C

Electrical characteristics

Unless otherwise stated these sne	cifications apply over:	$8V \leq PV_{IN} \leq 16V, 5V \leq V_{IN} \leq 16V, 0^{\circ}C \leq T \leq 1$	25°C				
Typical values are specified at $T_A =$			25 0				
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Supply Current		•					
V _{IN} Supply Current (Standby)	IIN (STANDBY)	Enable low		1			
V _{IN} Supply Current (Static)	IIN (STATIC)	No switching, En = 2V		2			
V _{IN} Supply Current (Dynamic)	lin (dyn)	En high, V _{IN} = 12V, V _{OUT} = 5.0V, F _{SW} =1.4MHz		19	25	mA	
Soft-Start	•						
Soft-Start Rate	SS _{RATE} (default)	(Note 5)		1.0		V/ms	
Output Voltage							
	Vout (default)			5		V	
Output Voltage Range	V (resolution)			10		mV	
		T _J = 25°C, PV _{IN} = 12V, V _{OUT} = 5V (Note 4)		±0.5			
Accuracy		25°C < T _J < 125°C, PV _{IN} = 12V, V _{OUT} = 3.3V (Note 4)	-1		1	%	
		25°C < T _J < 125°C, PV _{IN} = 12V, V _{OUT} = 5V (Note 4)	-1.2		1.2		
On-Time Timer Control	•						
On Time	Ton	PV _{IN} = 12V, V _{OUT} = 5V, F _{SW} =1.4 MHz		305			
Minimum On-Time	Ton(MIN)	(Note 5)		50		ns	
Minimum Off-Time	T _{OFF} (MIN)			220	256		
Internal Low Drop-Out (LDO) Regul	ator						
		5.5V < V _{IN} = 16V, 0 – 20mA	4.9	5.2	5.5		
LDO Regulator Output Voltage	Vcc	4.5V <= V _{IN} < 5.5V, 0 − 20mA	4.3			V	
Line Regulation	V _{LN}	5.5V < V _{IN} = 16V, 20mA			50	mV	
Load Regulation	VLD	0 – 20mA			100	mv	
Short Circuit Current	Ishort	(Note 5)		90		mA	
Thermal Shut-Down							
Thermal Shut-Down	TSD (default)			145		•	
Hysteresis				25		°C	

Page 6

Rev 1.5, May 31, 2023

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specific	ations apply over: 8	$V \leq PV_{IN} \leq 16V, 5V \leq V_{IN} \leq 16V, 0^{\circ}C \leq T \leq 16V, 0^{\circ}C < 16V, 0^{\circ}C <$	≤ 125°C			
Typical values are specified at T _A = 25°C	2					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Under-Voltage Lock-Out						
V _{cc} Start Threshold	VCC_UVLO(START)	V _{CC} Rising Trip Level	3.7	4.0	4.2	
Vcc Stop Threshold	VCC_UVLO(STOP)	Vcc Falling Trip Level	3.6	3.8	3.95	v
Frable Threshold	En(ніgн)	Ramping Up	1.1	1.2	1.3	
Enable Threshold	En(LOW)	Ramping Down	0.9	1	1.06	
Input Impedance	R _{EN}		500	1000	1500	kΩ
Current Limit						
Current Limit Threshold	loc (default)	T _J = 25°C	3.7	4	4.4	Α
Hiccup Blanking Time	TBLK(HICCUP)			20		ms
Over-Voltage Protection						
Output Over-Voltage Protection Threshold	V _{OVP} (default)	OVP Detect (Note 5)	115	120	125	V _{os} %
Output Over-voltage Protection Delay	TOVPDEL			5		μs
Power Good (PG)						
Power Good Upper Threshold	V _{PG(UPPER)} (default)	Vout Rising	85	90	95	N 0/
Power Good Hysteresis	VPG(LOWER)	Vout Falling		5		Vos%
Power Good Sink Current	IPG	PG = 0.5V, En = 2V		9		mA

ELECTRICAL CHARACTERISTIC	S						
Unless otherwise stated, thes Typical values are specified a		•••	N≤ 16V, 5V ≤ VIN 5	≤ 16V, 0°C ≤	T ≤ 125°C		
Parameter	Symbol	Conditions	Fast-mo	de	Fast-mode	e Plus	
I ² C parameters		(Note 5 for all parameters)	Min	Max	Min	Max	Unit
I ² C bus voltage	VBUS		1.8	5.5	1.8	5.5	
LOW-level input voltage	VIL		-0.5	0.3V _{BUS}	-0.5	0.3V _{BUS}	
HIGH-level input voltage	VIH		0.7V _{BUS}		$0.7V_{\text{BUS}}$		
Hysteresis	V _{HYS}		0.05V _{BUS}		0.05V _{BUS}		
LOW-level output voltage 1	V _{OL1}	(open-drain or open- collector) at 3mA sink current; V _{DD} > 2 V,	0	0.4	0	0.4	V
LOW-level output voltage 2	Vol2	(open-drain or open- collector) at 2mA sink current; $V_{DD} \le 2 V$,	0	0.2V _{BUS}	0	0.2V _{BUS}	
		V _{OL} = 0.4 V,	3	-	3	-	
LOW-level output current	loι	V _{OL} = 0.6 V	6	-	6	-	mA

Page 7

Rev 1.5, May 31, 2023

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply over: $8V \le PV_{IN} \le 16V$, $5V \le V_{IN} \le 16V$, $0^{\circ}C \le T \le 125^{\circ}C$

I ² C parameters		Conditions	Fast-mode	2	Fast-mode I	Plus	
		(Note 5 for all parameters)	Min	Max	Min	Max	Unit
Output fall time	T _{OF}	From V_{IHmin} to V_{ILmax}	20 × (V _{BUS} /5.5 V)	250	20 × (V _{BUS} /5.5 V)	125	
Pulse width of spikes that must be suppressed by the input filter	T _{SP}		0	50	0	50	ns
Input current each I/O pin	h		-10	10	-10	10	μA
Capacitance for each I/O pin	Cı		-	10	-	10	рF
SCL clock frequency	Fscl		0	400	0	1000	kHz
Hold time (repeated) START condition	Thd;sta	After this time, the first clock pulse is generated	0.6	-	0.26	-	
LOW period of the SCL clock	T _{LOW}		1.3	-	0.5	-	
HIGH period of the SCL clock	Тнібн		0.6	-	0.26	-	μs
Set-up time for a repeated START condition	Tsu;sta		0.6	-	0.26	-	
Data hold time	Thd;dat	I ² C-bus devices	0	-	0	-	
Data set-up time	T _{SU;DAT}		100	-	50	-	
Rise time of SDA and SCL signals	T _R		20	300	-	120	ns
Fall time of SDA and SCL signals	TF		20 × (V _{DD} /5.5 V)	300	20 × (V _{DD} /5.5 V)	120	
Set-up time for STOP condition	T _{SU;STO}		0.6	-	0.26	-	
Bus free time between a STOP and START condition	TBUF		1.3	-	0.5	-	μs
Capacitive load for each bus line	Св		-	400	-	550	pF
Data valid time	Tvd;dat		-	0.9	-	0.45	
Data valid acknowledge time	TVD;ACK		-	0.9	-	0.45	μs
Noise margin at the LOW level	V _{NL}	For each connected	0.1V _{DD}	-	$0.1V_{\text{DD}}$	-	
Noise margin at the HIGH level	V _{NH}	device, including hysteresis	0.2V _{DD}	-	0.2V _{DD}	-	V
SDA timeout	Ττο		200		200		μs

Page 8

Rev 1.5, May 31, 2023

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.




Notes

- 1 PGnd pin and AGnd pin are connected together
- 2 Must not exceed 6V
- 3 Maximum switch node voltage should not exceed 22V
- 4 Hot and cold temperature performance is assured by correlation using statistical quality control but not tested in production; performance at 25°C is tested and guaranteed in production environment
- 5 Guaranteed by design but not tested in production






Temperature characteristics




Enable Start Threshold

公TDK




Vcc Start Threshold



V_{IN} Supply Current (Dynamic)

16.0



Page 10

Rev 1.5, May 31, 2023

120

140

100

80

Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright © 2018–20 TDK Corporation. All rights reserved. All registered trademarks and trademarks are the property of their respective owners.

egistered trademarks and trademarks are the property of their respective own

3.60 3.55

3.50

-40

-20

0

20


40

Temperature (°C)


60

⊘TDK


FS1403 μPOL[™]




Soft-Start Rate



Switching Frequency







Page 11


Rev 1.5, May 31, 2023



Efficiency characteristics

Typical efficiency and power loss at PV_{IN} = 12V

PV_{IN} = 12V, Internal LDO used, I₀ = 0A-3A, room temperature, no air flow, all losses included



Page 12

Rev 1.5, May 31, 2023


Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



Typical load regulation

 $\mathsf{PV}_{\mathsf{IN}}$ = 12V, internal LDO used, I_{O} = 0A-3A, room temperature, no air flow



Page 13

Rev 1.5, May 31, 2023

Applications information

Overview

The FS1403 is an easy-to-use, fully integrated and highly efficient DC/DC regulator. Aspects of its operation, including output voltage and system optimization parameters, can be programmed using the I²C protocol. It uses a proprietary modulator to deliver fast transient responses. The modulator has internal stability compensation so that it can be used in a wide range of applications, with various types of output capacitors, without loop stability issues.

Bias voltage

The FS1403 has an integrated Low Drop-Out (LDO) regulator, providing the DC bias voltage for the internal circuitry. The typical LDO regulator output voltage is 5.2V. For internally biased single-rail operation, the V_{IN} pin should be connected to the PV_{IN} pin (Figure 5). If an external bias voltage is used, the V_{IN} pin should be connected to the V_{CC} pin to bypass the internal LDO regulator (Figure 6).

The supply voltage (internal or external) rises with V_{IN} and does not need to be enabled using the En pin. Consequently, I^2C communication can begin as soon as:

- V_{cc}_UVLO start threshold is exceeded
- Memory contents are loaded
- Initialization is complete
- Address offset is read
- Note: Until initialization is complete, a small leakage current (≈3.4µA) will flow from the device into the output. This may significantly pre-bias the output voltage in applications with long V_{IN}/V_{CC} rise times. To prevent this, a small load capable of sinking 3.4µA should be connected in such applications.

The part ID for the FS1403 is 0x80 and may be read in register 0x04. The I^2C bus may be pulled up either to V_{CC} or to a system I^2C bus voltage. The FS1403 offers two ranges for the I^2C bus voltage, defined by the user register bit **Bus_voltage_sel**.

Register	Bits	Name/Description
0x1A	[1]	Bus_voltage_sel
		0:1.8–2.5V, 1: 3.3–5V




Figure 5 Single supply configuration: internal LDO regulator, adjustable PV_{IN}_UVLO




Figure 6 Using an external bias voltage

Page 14

Rev 1.5, May 31, 2023



I²C base address and offsets

called The FS1403 has а user register Base_address[7:0] stored in memory that sets its base I²C address. The default base address is 0x08. An offset of 0-3 is then defined by connecting the ADDR pin to the AGnd pin either directly or through a resistor. An address detector reads the resistance of the connection at startup and uses it to set the offset, which is added to the base I²C address to set the address at which the I²C master device will communicate with the FS1403.

To select offsets of 0 to 3, connect the pins as follows:

- 0 0Ω (short ADDR to AGnd)
- +1 10kΩ
- +2 20kΩ
- +3 >30.1kΩ


Soft-start and target output voltage


The FS1403 has an internal digital soft-start circuit to control output voltage rise-time and limit current surge at start-up. When V_{CC} exceeds its start threshold (V_{CC} _UVLO_(START)), the FS1403 exits reset mode; this initiates loading of the contents of the non-volatile memory into the working registers and calculates the address offset as described above.

Once initialization is complete and the Enable (En) pin has been asserted (Figure 7), the internal reference soft-starts to the target output voltage at the rate defined by the user register bit **SS_rate**.

Bits	Name/Description
	SS_rate 0: 1mV/μs (default), 1: 2 mV/μs
	[3]

During initial start-up, the FS1403 operates with a minimum of high-drive (HDrv) pulses until the output voltage increases (see Switching frequency and minimum values for on-time, off-time on page 16). On-time is increased until V_{OUT} reaches the target value defined by the user register bit **Vout_high_byte** and user register **Vout_low_byte**[7:0].





Register	Bits	Name/Description
0x12	[0]	Vout_high_byte
0x13	[7:0]	Vout_low_byte

 V_{OUT} is set in 10mV increments. Use the following equation to calculate the V_{OUT} code to enter into **Vout_high_byte** and **Vout_low_byte**[7:0]:

$$Vout_{code} = \frac{Vout_{target} - \frac{0.4 \times resolution}{0.005}}{resolution}$$

All voltages and resolutions are in Volts.

For example:

To set V_{OUT} =5V (resolution of 10mV):

$$Vout_{code} = \frac{5 - \frac{0.4 \times 0.01}{0.005}}{0.01} = 420$$

420 is 1A4 in hexadecimal, therefore:

Set Vout_high_byte to 1

Set Vout_low_byte to A4 or (10100100)_b

Over-current protection (OCP) and over-voltage protection (OVP) is enabled during soft-start to

Page 15

Rev 1.5, May 31, 2023

⊘TDK

FS1403 µPOL[™]

protect the FS1403 from short circuits and excess voltages respectively.

For maximum system accuracy, the recommended way to set the output voltage is by programming the user registers with the appropriate code. For optimum performance when using this approach, the change in output voltage should not exceed $\pm 20\%$ of the pre-set default output voltage.

Pre-biased start-up

The FS1403 can start up into a pre-charged output smoothly, without causing oscillations and disturbances of the output voltage. When it starts up in this way, the Control and Synchronous MOSFETs are forced off until the internal Soft-Start (SS) signal exceeds the sensed output voltage at the V_{os} pin. Only then is the first gate signal of the Control MOSFET generated, followed by complementary turn on of the Synchronous MOSFET. The Power Good (PG) function is not active until this point.

Shut-down mechanisms

The FS1403 has two shut-down mechanisms:

- Hard shut-down or decay according to load Initiated by de-asserting the En pin. Both drivers switch off and the digital-toanalog converter (DAC) and soft-start are pulled down instantaneously.
- Soft-Stop or controlled ramp down
 Initiated by setting user register bit
 SoftStopEnable to 1 and user register bit
 SoftDisable to 1. The SS signal falls to 0 at the same rate as it rises during start-up; the drivers are disabled only when it reaches 0. The output voltage then follows the SS signal down to 0.

The **SoftDisable** bit must not be toggled while the part is enabled and switching. Instead, for applications requiring soft-stop, this bit must be set to 1 and, with the En pin asserted, the **SoftStopEnable** bit must be toggled to softstart or soft-stop the device. By default, both the **SoftDisable** bit and the **SoftStopEnable** bit are 0, which means that soft-stop operation is disabled by default.

Register	Bits	Name/Description					
0x14	[2]	SoftStopEnable					
0x1C	[3]	SoftDisable					

Switching frequency and minimum values for on-time, off-time and PV_{IN}

The switching frequency of the FS1403 depends on the output voltage. For an output voltage of 3.3V, the switching frequency is nominally 1.1MHz; for an output voltage of 5V, the switching frequency is nominally 1.4MHz. These are set at the factory.

As a result, system designers need not concern themselves with selecting the switching frequency and have one fewer design task to manage.

When input voltage is high relative to target output voltage, the Control MOSFET is switched on for shorter periods. The shortest period for which it can reliably be switched on is defined by minimum on-time ($T_{ON(MIN)}$). During start-up, when the output voltage is very small, the FS1403 operates with minimum on-time.

When input voltage is low relative to target output voltage, the Control MOSFET is switched on for longer periods. The shortest period for which it can be switched off is defined by minimum off-time (T_{OFF(MIN)}). The Synchronous MOSFET stays on during this period and its current is detected for over-current protection. This dictates the minimum input voltage that can still allow the device to regulate its output at the target voltage.

The minimum input voltage required for operation of the FS1403 is 8V. However, as this value is affected by both efficiency and dynamic load requirements, system designers should validate it in their own applications.

Page 16

Rev 1.5, May 31, 2023



Enable (En) pin

The Enable (En) pin has several functions:

- It is used to switch the FS1403 on and off. It has a precise threshold, which is internally monitored by the UVLO circuit. If it is left floating, an internal 1MΩ resistor pulls it down to prevent the FS1403 being switched on unintentionally.
- It can be used to implement a precise input voltage UVLO. The input of the En pin is derived from the PV_{IN} voltage by a set of resistive dividers, R_{EN1} and R_{EN2} (Figure 5). Users can program the UVLO threshold voltage by selecting different ratios. This is a useful feature that stops the FS1403 regulating when PV_{IN} is lower than the desired voltage.
- It can be directly connected to PV_{IN} without external resistive dividers for some spaceconstrained designs. This is a useful feature for standalone start-up, when no logic signal is available to enable the FS1403.
- It can be used to monitor other rails for a specific power sequencing scheme (Figure 8).




Figure 8 En pin used to monitor other rails for sequencing purposes




Figure 9 Start-up: PV_{IN}, V_{IN} and En pins tied together, PG pin pulled up to an external supply




Figure 10 Start-up: En pin asserted after PV_{IN} and V_{IN}, PG pin pulled up to an external supply

Page 17

Rev 1.5, May 31, 2023

Patent Protected: US 9,729,059 B1; US 10,193,442 B2 Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.



For V_{OUT} to start up as defined by the soft-start rate requires correct sequencing:

- PV_{IN} must start up before V_{CC} and/or Enable.
- PV_{IN} must ramp down only after V_{CC} has ramped down below its UVLO threshold and/or Enable has been de-asserted.

Over-current protection (OCP)

Over-current protection (OCP) is provided by sensing the current through the $R_{DS(on)}$ of the Synchronous MOSFET. When this current exceeds the OCP threshold, a fault condition is generated. This method provides several benefits:

- Provides accurate overcurrent protection without reducing converter efficiency (the current sensing is lossless)
- Reduces cost by eliminating a current-sense resistor
- Reduces any layout-related noise issues.

The OCP threshold is set to 4A.

The threshold is internally compensated so that it remains almost constant at different ambient temperatures. However, as the inductor current ripple depends on PV_{IN} , the load current at which the overcurrent detection circuit trips varies with PV_{IN} ; the table below shows the typical variation. Consequently, the maximum load applied to the FS1403 should be de-rated with the input voltage.

PV _{IN} (V)	OCP trigger at DC load (A)				
12	4.00				
13	3.75				
14	3.65				
15	3.55				
16	3.48				

When the current exceeds the OCP threshold, the PG and SS signals are pulled low. The Synchronous MOSFET remains on until the current falls to 0, then the FS1403 enters hiccup mode (Figure 11). Both the Control MOSFET and the Synchronous MOSFET remain off for the hiccup-blanking time. After this time, the FS1403 tries to restart. If an over-current fault is still detected, the preceding actions are repeated. The FS1403 remains in hiccup mode until the over-current fault is remedied.




Figure 11 Illustration of OCP in hiccup mode

Page 18

Rev 1.5, May 31, 2023

Over-voltage protection (OVP)

Over-voltage protection (OVP) is provided by sensing the voltage at the V_{OS} pin. When V_{OS} exceeds the output OVP threshold for longer than the output OVP delay (typically 5µs), a fault condition is generated.

The OVP threshold is defined by the user register bits **OV_Threshold**.

Register	Bits	Name/Description
0x17	[1:0]	OV_Threshold
		0:105% of Vout
		1:110% of Vout
		2:115% of Vout
		3:120% of Vout (default)

The Control MOSFET is switched off immediately and the PG pin is pulled low. The Synchronous MOSFET is switched on to discharge the output capacitor.

The Control MOSFET remains latched off until reset by cycling either VCC or En. The voltage at the VOS pin falling below the output OVP threshold (with 5% hysteresis) does not switch on the Control MOSFET but it does switch off the Synchronous MOSFET to prevent build-up of negative current.

Figure 12 shows a timing diagram for over-voltage protection.




Figure 12 Illustration of latched OVP

Over-temperature protection (OTP)

Temperature sensing is provided inside the FS1403. The OTP threshold is defined by the user register bits **OT_Threshold**.

Register	Bits	Name/Description
0x19	[1:0]	OT_Threshold
		0:75°C
		1: 85°C
		2: 125°C
		3: 145°C (default)

When the threshold is exceeded, thermal shutdown switches off both MOSFETs and resets the internal soft-start, but the internal LDO regulator is still in operation.

Automatic restart is initiated when the sensed temperature drops within the operating range. There is a 20°C hysteresis in the OTP threshold.

Power Good (PG)

Power Good (PG) behavior is defined by the user register bits **PGControl** and **PG_Threshold**.

Register	Bits	Name/Description				
0x18	[1:0]	PG_Threshold				
		0:80% of V _{OUT}				
		1: 85% of Vout				
		2: 90% of Vout (default)				
		3: 95% of Vouт				
0x14	[0]	PG_Control				
		1:Threshold based (default)				
		0: DAC based				

Page 19

Rev 1.5, May 31, 2023



PG_Threshold bit

The user register bit **PG_Threshold** defines the PG threshold as a percentage of V_{OUT} . Hysteresis of 5% is applied to this, giving a lower threshold.

When V_{OS} rises above the upper threshold, the PG signal is pulled high. When V_{OS} drops below the lower threshold, the PG signal is pulled low.

PGControl bit set to 1 (default)

Figure 13 shows PG behavior in this situation.

The behavior is the same at start-up and during normal operation. The PG signal is asserted when:

- En and V_{CC} are both above their thresholds
- No fault has occurred (including over-current, over-voltage and over-temperature)
- V_{OUT} is within the target range (determined by continuously monitoring whether V_{OS} is above the PG threshold)




Figure 13 PG signal when PGControl bit=1

PGControl bit set to 0

Figure 14 shows PG behavior in this situation.

In normal operation, the PG signal behaves in the same way as when the **PGControl** bit is 1.

At start-up, however, the PG signal is asserted after soft-start is within 2% of target output voltage, not when V_{OS} exceeds the upper PG threshold.

For pre-biased start-up, the PG signal is not active until the first gate signal of the Control MOSFET is generated.

FS1403 also integrates an additional PMOS in parallel to the NMOS internally connected to the PG pin (Figure 3). This PMOS allows the PG signal to stay at logic low, even if V_{cc} is low and the PG pin is pulled up to an external voltage not V_{cc} (Figure 9 and Figure 10).




Figure 14 PG signal when PGControl bit=0

Page 20

Rev 1.5, May 31, 2023



Design example

Let us now consider a simple design example, using the FS1403 for the following design parameters:

- PV_{IN} = V_{IN} = 12V
- V_{OUT} = 5V
- $F_{SW} = 1.4 MHz$
- C_{OUT} = 2 x 22μF
- C_{IN} = 2 x 22µF
- Ripple Voltage = ± 1% * V_{OUT}
- ΔV_{OUT(MAX)} = ±3% * V_{OUT} (for 100% load transient)

Input capacitor

The input capacitor selected for this design must:

- Handle the peak and root mean square (RMS) input currents required by the FS1403
- Have low equivalent series resistance and inductance (ESR and ESL) to reduce input voltage ripple

MLCCs (multi-layer ceramic capacitors) are ideal. Typically, in 0805 case size, they can handle 2A RMS current with less than 5°C temperature rise.

For a buck converter operating at duty cycle D and output current $I_{\text{O}},$ the RMS value of the input current is:

$$I_{RMS} = Io\sqrt{D(1-D)}$$

In this application, $I_0 = 3A$ and $D = \frac{V_{OUT}}{PV_{IN}} = 0.416$

Therefore, I_{RMS} = 2.14A and we can select two 22µF 16V ceramic capacitors for the input capacitors (C3216X5R1C226M160AB from TDK).

If the FS1403 is not located close to the 12V power supply, a bulk capacitor (68–330 μ F) may be used in addition to the ceramic capacitors.

For V_{IN}, which is the input to the LDO, it is recommended to use a 1µF capacitor very close to the pin. The V_{IN} pin should be connected to PV_{IN} through a 2.7 Ω resistor. Together, the 2.7 Ω resistor and 1µF capacitor filter noise on PV_{IN}.

Output voltage and output capacitor

The FS1403 is supplied pre-programmed and factory-trimmed in a closed loop to the target voltage specified for the part number. As a result, no external resistor divider is required and resistor tolerances are eliminated from the error budget.

The design requires minimal output capacitance to meet the target output voltage ripple and target maximum output voltage deviation under load transient conditions.

For the FS1403, the minimum number of output capacitors required to achieve target peak-to-peak V_{OUT} ripple is:

$$N_{MIN} = 4.54 \times \frac{\frac{(1-D)}{8CF_{SW}} + ESR(1-D) + \frac{ESL \times F_{SW} \times (1-D)^2}{D}}{\Delta V_{OUTripple(p-p)}}$$

where:

- *N*_{MIN} = minimum number of output capacitors
- D = duty cycle
- *C* = equivalent capacitance of each output capacitor
- *F*_{sw} = switching frequency
- *ESR* = equivalent series resistance of each output capacitor
- *ESL* = equivalent series inductance of each output capacitor
- $\Delta V_{OUTripple(p-p)}$ = target peak-to-peak V_{OUT} ripple

This design uses C2012X5R0J226K125AB from TDK; this is a 22 μ F MLCC, 0805 case size, rated at 6.3V. At 5V, accounting for DC bias and AC ripple derating, it has an equivalent capacitance of 5 μ F (*C*). Equivalent series resistance is 3m Ω (ESR) and equivalent series inductance is 0.44nH (ESL).

Putting these parameters into the equation gives:

 $N_{\rm MIN}$ = 0.7

Page 21

Rev 1.5, May 31, 2023



To meet the maximum voltage deviation ΔVo_{max} under a ΔI_o load transient, the minimum required number of output capacitors is:

$$\frac{500 \times 10^{-9} \times \Delta I_o^2}{\Delta V_{OUTmax} \times V_{OUT} \times C}$$

where:

- $\Delta I_o = \text{load step}$
- ΔV_{OUTmax} = target maximum voltage deviation
- *V_{OUT}* = output voltage
- *C* = equivalent capacitance of each output capacitor

Again, using $C = 5\mu$ F, it can be seen that the minimum number of output capacitors required is 0.3.

In our design intended for space-constrained applications, therefore, we use two C2012X5R0J226K125AB capacitors.

It should be noted here that the calculation for the minimum number of output capacitors under a load transient makes some assumptions:

- a) No ESR or ESL
- b) Converter can saturate its duty cycle instantly
- c) No latency
- d) Step load (infinite slew rate)

Assumptions (a), (b) and (c) are liberal, whereas (d) is conservative. Therefore, in a real application,

additional capacitance may be required to meet transient requirements and should be carefully considered by the system designer.

The typical application waveforms in Figure 22 and Figure 23 show the steady state V_{OUT} ripple as well as the voltage deviation in response to a 100% load transient. These waveforms show that the selection of two 22µF capacitors meets the design criteria.

It should be noted that even in the absence of a target V_{OUT} ripple or target maximum voltage deviation under load transient, at least one 22µF capacitor is still required in order to ensure stable operation without excessive jitter.

Up to six 22μ F capacitors may be used in the design. If more capacitance is required, it is recommended to use a capacitor with relatively high ESR (>3m Ω) such as POSCAP or specialty polymer capacitors.

V_{cc} capacitor selection

FS1403 uses an on-package V_{cc} capacitor to ensure effective high-frequency bypassing. However, especially for applications that use an external V_{cc} supply, it is recommended that system designers place a 2.2 μ F/0603/X7R/10V capacitor on the application board as close as possible to the V_{cc} pin.

Page 22

Rev 1.5, May 31, 2023






Figure 15 Application circuit for a single supply, PV_{IN}=12V, V_{OUT}=5V, 3A

Page 23

Rev 1.5, May 31, 2023



Typical operating waveforms

 PV_{IN} =12V, V_{OUT} =5V, I_0 =0-3A, room temperature, no airflow



Figure 16 Startup with no load (Ch1:PV_{IN}, Ch2: V_{OUT}, Ch3: PGood, Ch4:V_{cc}, Ch5: Enable)




Figure 17 Startup with 3A load (Ch1:PV_{IN}, Ch2: V_{OUT}, Ch3: PGood, Ch4:V_{CC}, Ch5: Enable)

Page 24

Rev 1.5, May 31, 2023





Figure 18 Shutdown with Enable de-assertion at 3A load (Ch1:PV_{IN}, Ch2: V_{OUT}, Ch3: PGood, Ch4:V_{CC}, Ch5: Enable)

	File Edit Applications Utility Help		
		^	dd New
		Curs	ors Note
		60	
		1.4	
	12-2.978 ms U-936.742 µs 5 x 4.416 V (516.872 mV)	Resul Tabl	Re Plot
		4.1	
	VIN		
PGOOD		50	
PGOOD		:	
PGOOD		우 -	
PGOOD		41	
	VEC		
Control Am Am <t< td=""><td></td><td>41</td><td></td></t<>		41	
Control Am Am <t< td=""><td></td><td></td><td></td></t<>			
3 4m 4m 6m 6m 5m 10m 10m 4m 4m 6m 6m 6m 6m 10m 1	PGOOD		
dring		41	
dring			
dring			
dem dem dem 2m bit 2m ten			
dem dem dem 2m bit 2m ten			
dem dem dem 2m bit 2m ten			
Ch 1 Ch 4 Ch 5 Ch 5			
2 Vidiv 2 Vidiv 5 Vidiv 2 Vidiv 500 mVidiv 440, Anilyze		1.	1
A Contract Section 2 and a contract Section 2	Ch1 0/2 0 1/2 0/14 Ch3 0/14 Ch	Analyze	Ready
	A A A A A A A A A A A A A A A A A A A	sie: 12 bits	23 Nov 201 3:31:44 Ph

Figure 19 Soft turn off at 3A load (Ch1:PV_{IN}, Ch2: V_{OUT}, Ch3: PGood, Ch4:V_{cc}, Ch5: Enable)

Page 25





Figure 20 Startup into pre-bias (Ch1:PV_{IN}, Ch2: V_{OUT}, Ch3: PGood, Ch4:V_{CC}, Ch5: Enable)




Figure 21 Over-current protection and auto-recover to 3A (Ch1:PV_{IN}, Ch2: V_{OUT}, Ch3: PGood, Ch4:V_{cc}, Ch5: Enable)

Page 26

Rev 1.5, May 31, 2023






Figure 22 Sw at OA (Ch2: Sw)




Figure 23 Sw at 3A (Ch2: Sw)

Page 27

Rev 1.5, May 31, 2023






Figure 24 Vout ripple at 0A (Ch7: Vout), Peak-Peak Vout ripple=30mV




Figure 25 Transient response 0A to 3A (Ch6:I_o, Ch2: V_{out}), peak-peak deviation=79mV

Page 28






Figure 26 Transient response 1A to 3A (Ch6:I_o, Ch2: V_{OUT}), peak-peak deviation=66mV




Figure 27 Thermal image at PVIN = 12V, VOUT = 1.8V, IO = 3A, room temperature, no airflow, FS1403 maximum temperature = 69°C

Page 29

Rev 1.5, May 31, 2023



Layout recommendations

FS1403 is a highly integrated device with very few external components, which simplifies PCB layout. However, to achieve the best performance, these general PCB design guidelines should be followed:

- Bypass capacitors, including input/output capacitors and the V_{cc} bypass capacitor (if used), should be placed as close as possible to the FS1403 pins.
- Output voltage should be sensed with a separated trace directly from the output capacitor.
- Analog ground and power ground are connected through a single-point connection.
- To aid thermal dissipation, the PGnd pad should be connected to the power ground plane using vias. Copper-filled vias are preferred but plated-through-hole vias are acceptable, provided that they are not filled with resin or covered with solder mask.
- Adequate numbers of vias should be used to make connections between layers, especially for the power traces.
- To minimize power losses and thermal dissipation, wide copper polygons should be used for input and output power connections.
- SCL and SDA traces must be at least 10mil wide, with 20–30mil spacing between them.

Thermal considerations

The FS1403 has been thermally tested and modelled in accordance with JEDEC specifications JESD 51-2A and JESD 51-8. It has been tested using a 4-layer application PCB, with thermal vias under the device to assist cooling (for details of the PCB, refer to the application notes).

The FS1403 has two significant sources of heat:

- The power MOSFET section of the IC
- The inductor

The IC is well coupled to the PCB, which provides its primary cooling path. Although the inductor is also connected to the PCB, its primary cooling path is through convection. The cooling process for both heat sources is ultimately through convection. The PCB can be seen as a heat-spreader or, to some degree, a heat-sink.




Figure 28 Heat sources in the FS1403


Rev 1.5, May 31, 2023

②TDK

FS1403 μPOL[™]

Figure 29 shows the thermal resistances in the FS1403, where:

- **O**_{JA} is the measure of natural convection from the assembled test sample within a confined enclosure of approximately 30x30x30cm. The air is passive within this environment and the only air movement is due to convection from the device on test.
- Ø_{JCbottom} is the heat flow from the IC to the bottom of the package, to which it is well coupled. The testing method adopts the method outlined in JESD 51-8, where the test PCB is clamped between cold plates at defined distances from the device.
- **Θ**_{JCtop} is theoretically the heat flow from the IC to the top of the package. This is not representative for the FS1403 for two reasons: firstly, it is not the primary conduction path of the IC and, more importantly, the inductor is positioned directly over the IC. As the inductor is a heat source, generating a similar amount of heat to the IC, a meaningful value for junction-to-case (top) cannot be derived.





The values of the thermal resistances are:

- **θ**_{JA} = 22.6°C/W
- **θ**_{JCbottom} = 2.36°C/W

Although these values indicate how the FS1403 compares with similar point-of-load products tested using the same conditions and specifications, they cannot be used to predict overall thermal performance. For accurate modeling of the μ POL^{TM'}s interaction with its environment, computational fluid dynamics (CFD) simulation software is needed to calculate combined routes of conduction and convection simultaneously.

Note: In all tests, airflow has been considered as passive or static; applications using forced air may achieve a greater cooling effect.

Page 31



I²C protocol

	P = Ste A = Ac	art bit op bit :k ack			R =	Write bit (Read ('1') Repeated	-				te bits ey bits	=	Issued by mas Sent by slave		lOx)
Wri 1	ite transac 7		1	1	8	1		8	1	1					
-	/		Т	Т	0	T		0	Т	1					
S	Slave A	ddress	W	А	Register Addre	ess A	Data	Byte	А	Р					
Rea	d transact	tion													
1	7	7	1	1	8	1	1		7		1	1	8	1	1
S	Slave A	ddress	W	А	Register Addr	ess A	Sr	Slave	Add	lress	R	Α	Data Byte	Ν	Р

Page 32

Rev 1.5, May 31, 2023



Package description

0

The FS1403 is designed for use with standard surfacemount technology (SMT) population techniques. It has a positive (raised) footprint, with the pads being higher than the surrounding substrate.

0.360

3.300

1.140

As a result of these properties, the FS1403 works extremely well in lead-free environments. The surface wets easily and the positive footprint accommodates processing variations.

Note: Refer to the Design Guidelines for more information about TDK's µPOL[™] package series.




Figure 30 Dimensioned drawings

Page 33

Rev 1.5, May 31, 2023


Patent Protected: US 9,729,059 B1; US 10,193,442 B2


Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.

②TDK

FS1403 µPOL[™]





102±1.0

Reel capacity (number of devices)	Reel diameter (dimension A)					
4000	330 ± 2.0					
250	178 ± 1.0					

Figure 31 Tape and reel pack

Page 34

Rev 1.5, May 31, 2023




REMINDERS FOR USING THESE PRODUCTS

Before using these products, be sure to request the delivery specifications.

SAFETY REMINDERS

Please pay sufficient attention to the warnings for safe designing when using these products.



Page 35

Rev 1.5, May 31, 2023

Patent Protected: US 9,729,059 B1; US 10,193,442 B2

Copyright © 2018–20 TDK Corporation. All rights reserved.

All registered trademarks and trademarks are the property of their respective owners.