



# 16-BIT, 1.25 MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE

### **FEATURES**

- Pseudo-Bipolar, Fully Differential Input, -V<sub>REF</sub> to V<sub>REF</sub>
- 16-Bit NMC at 1.25 MSPS
- ±2 LSB INL Max, -1/+1.25 LSB DNL
- 90 dB SNR, -95 dB THD at 100 kHz Input
- Zero Latency
- Internal 4.096 V Reference
- High-Speed Parallel Interface
- Single 5 V Analog Supply
- Wide I/O Supply: 2.7 V to 5.25 V
- Low Power: 155 mW at 1.25 MHz Typ
- Pin Compatible With ADS8412/8402
- 48-Pin TQFP Package

### **APPLICATIONS**

- DWDM
- Instrumentation
- High-Speed, High-Resolution, Zero Latency Data Acquisition Systems
- Transducer Interface
- Medical Instruments
- Communications


### DESCRIPTION

The ADS8406 is a 16-bit, 1.25 MHz A/D converter with an internal 4.096-V reference. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8406 offers a full 16-bit interface and an 8-bit option where data is read using two 8-bit read cycles.

The ADS8406 has a pseudo-bipolar, fully differential input. It is available in a 48-lead TQFP package and is characterized over the industrial -40°C to 85°C temperature range.

### **High Speed SAR Converter Family**

Type/Speed	500 kHz	580 kHz	750 MHZ	1.25 MHz	2 MHz	3 MHz	4 MHz
18 Bit Pseudo-Diff	ADS8383	ADS8381					
16 Bit Pseudo-Diff			ADS8371	ADS8401	ADS8411		
				ADS8405			
16 Bit Pseudo Bipolar,				ADS8402	ADS8412		
Fully Differential				ADS8406			
14 Bit Pseudo-Diff				ADS7890 (S)		ADS7891	
12 Bit Pseudo-Diff							ADS7881





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### ORDERING INFORMATION(1)

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIG- NATOR	TEMPERA- TURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY			
ADS8406I	-4 to +4	to +4		48 Pin	DED	PFB	–40°C to 85°C	ADS8406IPFBT	Tape and reel 250		
AD364061	<u>-4 10 +4</u>	-2 10 +2	15	TQFP	ADS8406IPFBR			Tape and reel 1000			
ADS8406IB	AD00400ID 045 10 445		16	48 Pin	48 Pin TQFP	48 Pin	48 Pin	PFB	-40°C to 85°C	ADS8406IBPFBT	Tape and reel 250
AD584061B	-2 10 +2	-2 to +2	10	QFP FFB		-40 C 10 85 C	ADS8406IBPFBR	Tape and reel 1000			

<sup>(1)</sup> For the most current specifications and package information, refer to our website at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

	•			UNIT
	+IN to AGN			-0.4 V to +VA + 0.1 V
	Voltage	-IN to AGND		-0.4 V to +VA + 0.1 V
		+VA to AGNI	)	-0.3 V to 7 V
	Voltage range	+VBD to BD0	GND	−0.3 V to 7 V
		+VA to +VBD	)	–0.3 V to 2.55 V
	Digital input volta	ge to BDGND		-0.3 V to +VBD + 0.3 V
	Digital output volt	age to BDGNI	)	-0.3 V to +VBD + 0.3 V
T <sub>A</sub>	Operating free-ai	r temperature	range	−40°C to 85°C
T <sub>stg</sub>	Storage temperat	ture range		−65°C to 150°C
	Junction tempera	ture (T <sub>J</sub> max)		150°C
	Power dissip		ation	$(T_{J}Max - T_{A})/\theta_{JA}$
	TQFP package	θ <sub>JA</sub> thermal in	mpedance	86°C/W
	Lead temperature, soldering		Vapor phase (60 sec)	215°C
			Infrared (15 sec)	220°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



### **SPECIFICATIONS**

 $T_A = -40^{\circ}C$  to 85°C, +VA = 5 V, +VBD = 3 V or 5 V,  $V_{ref} = 4.096$  V,  $f_{SAMPLE} = 1.25$  MHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG INPUT		•			-		
Full-scale input voltage (1)		+IN IN	-V <sub>ref</sub>		V <sub>ref</sub>	V	
		+IN	-0.2		V <sub>ref</sub> + 0.2	.,	
Absolute input voltage		-IN	-0.2		V <sub>ref</sub> + 0.2	V	
Input capacitance				25		pF	
Input leakage current				0.5		nA	
SYSTEM PERFORMANCE							
Resolution				16		Bits	
No mission and a	ADS8406I		15			D:4-	
No missing codes	ADS8406IB		16			Bits	
Integral linearity (2)(3)	ADS8406I		-4	±2	4	LSB	
integral linearity (=/(0)	ADS8406IB		-2	±1	2	LOD	
Differential linearity	ADS8406I		-2	±1	2	I CD	
Differential linearity	ADS8406IB		-1	±0.5	1.25	LSB	
0(11(4)	ADS8406I		-2.5	±1	2.5	mV	
Offset error <sup>(4)</sup>	ADS8406IB		-1.5	±0.5	1.5	mV	
(4)(5)	ADS8406I		-0.12		0.12	0/50	
Gain error <sup>(4)(5)</sup>	ADS8406IB		-0.098	-	0.098	%FS	
	•	At dc (0.2 V around V <sub>ref</sub> /2)		80			
Common-Mode Rejection Ratio		$+ININ = 1 V_{pp}$ at 1 MHz	,	80		dB	
DC Power supply rejection ratio		At 7FFFh output code, +VA = 4.75 V to 5.25 V, Vref = 4.096 V, (4)		2		LSB	
SAMPLING DYNAMICS		·					
Conversion time					650	ns	
Acquisition time			150			ns	
Throughput rate			'		1.25	MHz	
Aperture delay			'	2		ns	
Aperture jitter				25		ps	
Step response				100		ns	
Overvoltage recovery				100		ns	
DYNAMIC CHARACTERISTICS	3				•		
Total bassassis distanting (TUD)	(6)	V <sub>IN</sub> = 8 V <sub>pp</sub> at 100 kHz		-95		JD	
Total harmonic distortion (THD)	(6)	V <sub>IN</sub> = 8 V <sub>pp</sub> at 500 kHz		-90		dB	
Signal-to-noise ratio (SNR)		$V_{IN} = 8 V_{pp}$ at 100 kHz	,	90		dB	
Signal-to-noise + distortion (SINAD)		$V_{IN} = 8 V_{pp}$ at 100 kHz		88		dB	
Spurious free dynamic range (SFDR)		$V_{IN} = 8 V_{pp}$ at 100 kHz	,	95		.15	
		$V_{IN} = 8 V_{pp}$ at 500 kHz		93		dB	
-3dB Small signal bandwidth				5		MHz	
EXTERNAL VOLTAGE REFER	ENCE INPUT	-					
Reference voltage at REFIN, V <sub>re</sub>	ef		2.5	4.096	4.2	V	
Reference resistance (7)	-			500		kΩ	

- (1) Ideal input span, does not include gain or offset error.
- LSB means least significant bit (2)
- (3) This is endpoint INL, not best fit.
- Measured relative to an ideal full-scale input (+IN -- IN) of 8.192 V This specification does not include the internal reference voltage error and drift. (5)
- (6) (7) Calculated on the first nine harmonics of the input frequency
- Can vary ±20%



# **SPECIFICATIONS** (continued)

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = 3 V or 5 V,  $V_{ref} = 4.096$  V,  $f_{SAMPLE} = 1.25$  MHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INTERNAL REFERENCE OUTPUT		·			•		
Internal reference start-up time		From 95% (+VA) with 1-µF storage capacitor			120	ms	
V <sub>ref</sub> range		IOUT = 0	4.065	4.096	4.13	V	
Source current		Static load			10	μΑ	
Line regulation		+VA = 4.75 to 5.25 V		0.6		mV	
Drift		IOUT = 0		36		PPM/C	
DIGITAL INPUT/OUTPUT							
Logic family - CMOS							
	V <sub>IH</sub>	Ι <sub>ΙΗ</sub> = 5 μΑ	+VBD-1		+VBD + 0.3		
Logic level	V <sub>IL</sub>	I <sub>IL</sub> = 5 μA	-0.3		0.8	V	
	V <sub>OH</sub>	I <sub>OH</sub> = 2 TTL loads	+VBD - 0.6		+VBD		
	V <sub>OL</sub>	I <sub>OL</sub> = 2 TTL loads	0		0.4		
Data format			2's c	omplement			
POWER SUPPLY REQUIREMENT	S						
Dower aupply voltage	+VBD		2.7	3	5.25	V	
Power supply voltage	+VA		4.75	5	5.25	V	
Supply current, +VA <sup>(8)</sup>		f <sub>s</sub> = 1.25 MHz		31	34	mA	
Power dissipation <sup>(8)</sup>		f <sub>s</sub> = 1.25 MHz		155	170	mW	
TEMPERATURE RANGE					•		
Operating free-air temperature			-40		85	°C	

<sup>(8)</sup> This includes only VA+ current. +VBD current is typically 1 mA with 5-pF load capacitance on output pins.



### **TIMING CHARACTERISTICS**

All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = +VBD = 5 V (1)(2)(3)

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>CONV</sub>	Conversion time			610	ns
t <sub>ACQ</sub>	Acquisition time	150			ns
t <sub>HOLD</sub>	Sampling capacitor hold time			25	ns
t <sub>pd1</sub>	CONVST low to BUSY high			40	ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low	,		15	ns
t <sub>pd3</sub>	Propagation delay time, from start of conversion (internal state) to rising edge of BUSY			15	ns
t <sub>w1</sub>	Pulse duration, CONVST low	20			ns
t <sub>su1</sub>	Setup time, $\overline{\text{CS}}$ low to $\overline{\text{CONVST}}$ low	0			ns
t <sub>w2</sub>	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	Min(t <sub>ACQ</sub> )			ns
t <sub>w4</sub>	Pulse duration, BUSY signal high	,		610	ns
t <sub>h1</sub>	Hold time, First data bus data transition (RD low, or CS low for read cycle, or BYTE input changes) after CONVST low	40			ns
t <sub>d1</sub>	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low	0			ns
su2	Setup time, RD high to CS high	0			ns
t <sub>w5</sub>	Pulse duration, RD low time	50			ns
t <sub>en</sub>	Enable time, RD low (or CS low for read cycle) to data valid	,		20	ns
t <sub>d2</sub>	Delay time, data hold from RD high	0			ns
t <sub>d3</sub>	Delay time, BYTE rising edge or falling edge to data valid	2		20	ns
w6	Pulse duration, RD high	20			ns
t <sub>w7</sub>	Pulse duration, CS high time	20			ns
h2	Hold time, last $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle ) rising edge to $\overline{\text{CONVST}}$ falling edge	50			ns
t <sub>pd4</sub>	Propagation delay time, BUSY falling edge to next RD (or CS for read cycle) falling edge	0			ns
su3	Setup time, BYTE transition to RD falling edge	0			ns
h3	Hold time, BYTE transition to RD falling edge	0			ns
t <sub>dis</sub>	Disable time, RD high (CS high for read cycle) to 3-stated data bus			20	ns
d5	Delay time, BUSY low to MSB data valid	,		10	ns
su4	Byte transition setup time, from BYTE transition to next BYTE transition	50			ns
t <sub>d6</sub>	Delay time, CS rising edge to BUSY falling edge	50			ns
t <sub>d7</sub>	Delay time, BUSY falling edge to CS rising edge	50			ns
t <sub>su(AB)</sub>	Setup time, from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when $\overline{\text{CS}} = 0$ and $\overline{\text{CONVST}}$ used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort)	60		500	ns

All input signals are specified with  $t_r$  =  $t_f$  = 5 ns (10% to 90% of +VBD) and timed from a voltage level of ( $V_{IL}$  +  $V_{IH}$ )/2. See timing diagrams. All timings are measured with 20-pF equivalent loads on all data bits and BUSY pins.



### **TIMING CHARACTERISTICS**

All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = 5 V, +VBD = 3 V $^{(1)(2)(3)}$ 

PARAN	1ETER	MIN	TYP MA	UNIT
t <sub>CONV</sub>	Conversion time		61	) ns
t <sub>ACQ</sub>	Acquisition time	150		ns
t <sub>HOLD</sub>	Sampling capacitor hold time		2	5 ns
t <sub>pd1</sub>	CONVST low to BUSY high		5	) ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low		2	5 ns
t <sub>pd3</sub>	Propagation delay time, from start of conversion (internal state) to rising edge of BUSY		2	5 ns
t <sub>w1</sub>	Pulse duration, CONVST low	20		ns
t <sub>su1</sub>	Setup time, $\overline{\text{CS}}$ low to $\overline{\text{CONVST}}$ low	0		ns
t <sub>w2</sub>	Pulse duration, CONVST high	20		ns
	CONVST falling edge jitter		1	) ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	Min(t <sub>ACQ</sub> )		ns
t <sub>w4</sub>	Pulse duration, BUSY signal high		61	) ns
t <sub>h1</sub>	Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE or BUS 16/16 input changes) after CONVST low	40		ns
t <sub>d1</sub>	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low	0		ns
t <sub>su2</sub>	Setup time, RD high to CS high	0		ns
t <sub>w5</sub>	Pulse duration, RD low	50		ns
t <sub>en</sub>	Enable time, RD low (or CS low for read cycle) to data valid		3	) ns
t <sub>d2</sub>	Delay time, data hold from RD high	0		ns
t <sub>d3</sub>	Delay time, BYTE rising edge or falling edge to data valid	2	3	) ns
t <sub>w6</sub>	Pulse duration, RD high time	20		ns
t <sub>w7</sub>	Pulse duration, CS high time	20		ns
t <sub>h2</sub>	Hold time, last $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle ) rising edge to $\overline{\text{CONVST}}$ falling edge	50		ns
t <sub>pd4</sub>	Propagation delay time, BUSY falling edge to next RD (or CS for read cycle) falling edge	0		ns
t <sub>su3</sub>	Setup time, BYTE transition to RD falling edge	0		ns
t <sub>h3</sub>	Hold time, BYTE transition to RD falling edge	0		ns
t <sub>dis</sub>	Disable time, RD high (CS high for read cycle) to 3-stated data bus		3	) ns
t <sub>d5</sub>	Delay time, BUSY low to MSB data valid delay time		1	) ns
t <sub>su4</sub>	Byte transition setup time, from BYTE transition to next BYTE transition	50		ns
t <sub>d6</sub>	Delay time, CS rising edge to BUSY falling edge	50		ns
t <sub>d7</sub>	Delay time, BUSY falling edge to CS rising edge	50	,	ns
t <sub>su(AB)</sub>	Setup time, from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when $\overline{\text{CS}}$ = 0 and $\overline{\text{CONVST}}$ used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort)	70	50	) ns

 <sup>(1)</sup> All input signals are specified with t<sub>r</sub> = t<sub>f</sub> = 5 ns (10% to 90% of +VBD) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.
 (2) See timing diagrams.
 (3) All timings are measured with 20-pF equivalent loads on all data bits and BUSY pins.



### **PIN ASSIGNMENTS**

#### PFB PACKAGE (TOP VIEW) BUSY BDGND +VBD DB0 DB1 DB2 DB3 DB5 DB6 DB6 DB7 36 35 34 33 32 31 30 29 28 27 26 25 +VBD +VBD 🛮 37 24 RESET 38 DB8 BYTE 39 22 DB9 CONVST [ 40 21 □ DB10 RD **1** 41 □ DB11 19 DB12 +VA 🛮 43 **DB13** 18 AGND 44 17 DB14 AGND 45 16 DB15 AGND +VA 🛮 46 15 REFM 🛮 47 14 AGND REFM 48 13 🛮 +VA 4 5 6 7 8 9 10 11 12 AGND AV+ NC +VA AGND

NC - No connection




# **Terminal Functions**

NAME	NO.	1/0	DESCRIPTION				
AGND	5, 8, 11, 12, 14, 15, 44, 45	-	Analog ground				
BDGND	25, 35	_	Digital ground for bus interface	Digital ground for bus interface digital supply			
BUSY	36	0	Status output. High when a co	nversion is in progress.			
BYTE	39	I	Byte select input. Used for 8-b significant bits is folded back to		ck 1: Low byte D[7:0] of the 16 most ignificant pins DB[15:8].		
CONVST	40	I	Convert start. The falling edge period.	of this input ends the acqui	sition period and starts the hold		
<del>CS</del>	42	I	Chip select. The falling edge o	f this input starts the acquisi	ition period.		
Data Dua			8-Bit B	lus	16-Bit Bus		
Data Bus			BYTE = 0	BYTE = 1	BYTE = 0		
DB15	16	0	D15 (MSB)	D7	D15 (MSB)		
DB14	17	0	D14	D6	D14		
DB13	18	0	D13	D5	D13		
DB12	19	0	D12	D4	D12		
DB11	20	0	D11	D3	D11		
DB10	21	0	D10	D2	D10		
DB9	22	0	D9	D1	D9		
DB8	23	0	D8	D0 (LSB)	D8		
DB7	26	0	D7	All ones	D7		
DB6	27	0	D6	All ones	D6		
DB5	28	0	D5	All ones	D5		
DB4	29	0	D4	All ones	D4		
DB3	30	0	D3	All ones	D3		
DB2	31	0	D2	All ones	D2		
DB1	32	0	D1	All ones	D1		
DB0	33	0	D0 (LSB)	All ones	D0 (LSB)		
-IN	7	I	Inverting input channel				
+IN	6	I	Non inverting input channel				
NC	3	_	No connection				
REFIN	1	I	Reference input				
REFM	47, 48	I	Reference ground				
REFOUT	2	0	Reference output. Add 1-µF capacitor between the REFOUT pin and REFM pin when internal reference is used.				
RESET	38	I	Current conversion is aborted and output latches are cleared (set to zeros) when this pin is asserted low. RESET works independantly of CS.				
RD	41	I	Synchronization pulse for the parallel output. When $\overline{\text{CS}}$ is low, this serves as the output enable and puts the previous conversion result on the bus.				
+VA	4, 9, 10, 13, 43, 46	_	Analog power supplies, 5-V dc				
+VBD	24, 34, 37	_	Digital power supply for bus				



### **TIMING DIAGRAMS**



<sup>†</sup>Signal internal to device

Figure 1. Timing for Conversion and Acquisition Cycles With  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  Toggling



# **TIMING DIAGRAMS (continued)**





Figure 2. Timing for Conversion and Acquisition Cycles With  $\overline{\text{CS}}$  Toggling,  $\overline{\text{RD}}$  Tied to BDGND



# **TIMING DIAGRAMS (continued)**




<sup>†</sup>Signal internal to device

Figure 3. Timing for Conversion and Acquisition Cycles With CS Tied to BDGND, RD Toggling



# **TIMING DIAGRAMS (continued)**



<sup>†</sup>Signal internal to device

Figure 4. Timing for Conversion and Acquisition Cycles With  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  Tied to BDGND—Auto Read




Figure 5. Detailed Timing for Read Cycles



### TYPICAL CHARACTERISTICS

At  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and  $f_{sample}$  = 1.25 MHz (unless otherwise noted)

# HISTOGRAM (DC Code Spread) HALF SCALE 131071 CONVERSIONS




Figure 6.

# SIGNAL-TO-NOISE AND DISTORTION vs FREE-AIR TEMPERATURE




Figure 8.

# **SIGNAL-TO-NOISE RATIO** vs FREE-AIR TEMPERATURE




Figure 7.

# **EFFECTIVE NUMBER OF BITS** vs FREE-AIR TEMPERATURE




Figure 9.



# SPURIOUS FREE DYNAMIC RANGE vs FREE-AIR TEMPERATURE




Figure 10.

#### SIGNAL-TO-NOISE RATIO vs INPUT FREQUENCY




Figure 12.

# SIGNAL-TO-NOISE AND DISTORTION vs INPUT FREQUENCY




Figure 14.

# TOTAL HARMONIC DISTORTION vs FREE-AIR TEMPERATURE




Figure 11.

# EFFECTIVE NUMBER OF BITS VS INPUT FREQUENCY




Figure 13.

# SPURIOUS FREE DYNAMIC RANGE vs INPUT FREQUENCY




Figure 15.



# TOTAL HARMONIC DISTORTION VS INPUT FREQUENCY




Figure 16.

#### GAIN ERROR VS SUPPLY VOLTAGE




Figure 18.

# INTERNAL VOLTAGE REFERENCE vs FREE-AIR TEMPERATURE




Figure 20.

#### SUPPLY CURRENT vs SAMPLE RATE




Figure 17.

# OFFSET ERROR




Figure 19.

#### GAIN ERROR vs




Figure 21.






Figure 22.




Figure 24.

**DIFFERENTIAL NONLINEARITY** 




Figure 26.




Figure 23.

# INTEGRAL NONLINEARITY VS FREE-AIR TEMPERATURE




Figure 25.

# INTEGRAL NONLINEARITY vs REFERENCE VOLTAGE




Figure 27.






Figure 28.





Figure 29.



17



### **APPLICATION INFORMATION**

#### MICROCONTROLLER INTERFACING

### ADS8406 to 8-Bit Microcontroller Interface

Figure 31 shows a parallel interface between the ADS8406 and a typical microcontroller using the 8-bit data bus. The BUSY signal is used as a falling-edge interrupt to the microcontroller.




Figure 31. ADS8406 Application Circuitry (using external reference)




Figure 32. Use Internal Reference

### PRINCIPLES OF OPERATION

The ADS8406 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function. See Figure 31 for the application circuit for the ADS8406.

The conversion clock is generated internally. The conversion time of 610 ns is capable of sustaining a 1.25-MHz throughput.



# **PRINCIPLES OF OPERATION (continued)**

The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

#### REFERENCE

The ADS8406 can operate with an external reference with a range from 2.5 V to 4.2 V. A 4.096-V internal reference is included. When internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with a 0.1-µF decoupling capacitor and 1-µF storage capacitor between pin 2 (REFOUT) and pins 47 and 48 (REFM) (see Figure 33). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 2 (REFOUT) can be left unconnected (floating) if external reference is used.

### **ANALOG INPUT**


When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. Both +IN and -IN inputs have a range of -0.2 V to  $V_{ref}$  + 0.2 V. The input span (+IN - (-IN)) is limited to -V<sub>ref</sub> to V<sub>ref</sub>.

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8406 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25 pF) to an 16-bit settling level within the acquisition time (150 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1  $G\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used.

Care should be taken to ensure that the output impedance of the sources driving +IN and -IN inputs are matched. If this is not observed, the two inputs could have different setting time. This may result in offset error, gain error and linearity error which varies with temperature and input voltage.

A typical input circuit using TI's THS4503 is shown in Figure 33. Input from a single-ended source may be converted into a differential signal for the ADS8406 as shown in the figure. In case the source itself is differential, then the THS4503 may be used in differential input and differential output modes.



 $R_{G_+}R_{S_+}$  and  $R_T$  should be chosen such that  $R_{G_+}R_{S_-}\parallel R_T$  = 1 k  $\Omega$  V<sub>OCM</sub> = 2 V, +V<sub>CC</sub> = 7 V, and -V<sub>CC</sub> = -7 V

Figure 33. Using the THS4503 With the ADS8406



# PRINCIPLES OF OPERATION (continued) DIGITAL INTERFACE

### **Timing And Control**

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8406 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.

Conversions are initiated by bringing the  $\overline{\text{CONVST}}$  pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the  $\overline{\text{CONVST}}$  pin can be brought high), while  $\overline{\text{CS}}$  is low. The ADS8406 switches from the sample to the hold mode on the falling edge of the  $\overline{\text{CONVST}}$  command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high after  $\overline{\text{CONVST}}$  goes low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.

Sampling starts with the falling edge of the BUSY signal when  $\overline{CS}$  is tied low or starts with the falling edge of  $\overline{CS}$  when BUSY is low.

Both  $\overline{RD}$  and  $\overline{CS}$  can be high during and before a conversion with one exception ( $\overline{CS}$  must be low when  $\overline{CONVST}$  goes low to initiate a conversion). Both the  $\overline{RD}$  and  $\overline{CS}$  pins are brought low in order to enable the parallel output bus with the conversion.

### **Reading Data**

The ADS8406 outputs full parallel data in two's complement format as shown in Table 1. The parallel output is active when  $\overline{CS}$  and  $\overline{RD}$  are both low. There is a minimal quiet zone requirement around the falling edge of  $\overline{CONVST}$ . This is 50 ns prior to the falling edge of  $\overline{CONVST}$  and 40 ns after the falling edge. No data read should be attempted within this zone. Any other combination of  $\overline{CS}$  and  $\overline{RD}$  sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits of the converter result are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

**DESCRIPTION ANALOG VALUE DIGITAL OUTPUT** Full scale range 2(+V<sub>ref</sub>) 2'S COMPLEMENT 2(+V<sub>ref</sub>)/65536 Least significant bit (LSB) **HEX CODE BINARY CODE** (+V<sub>ref</sub>) - 1 LSB +Full scale 0111 1111 1111 1111 7FFF Midscale 0 V 0000 0000 0000 0000 0000 0 V- 1 LSB Midscale - 1 LSB 1111 1111 1111 1111 **FFFF** 1000 0000 0000 0000 - Full scale  $(-V_{ref})$ 8000

Table 1. Ideal Input Voltages and Output Codes

The output data is a full 16-bit word (D15-D0) on DB15-DB0 pins (MSB-LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15–DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15–DB8, then bringing BYTE high. When BYTE is high, the low bits (D7–D0) appear on pins DB15–D8.

These multiword read operations can be done with multiple active RD (toggling) or with RD tied low for simplicity.

### **Conversion Data Readout**

BYTE	DATA READ OUT				
BILE	DB15-DB8 Pins	DB7-DB0 Pins			
High	D7-D0	All one's			
Low	D15-D8	D7-D0			



### **RESET**

RESET is an asynchronous active low input signal (that works independently of  $\overline{CS}$ ). Minimum RESET low time is 25 ns. Current conversion will be aborted no later than 50 ns after the converter is in the reset mode. In addition, all output latches are cleared (set to zero's) after RESET. The converter goes back to normal operation mode no later than 20 ns after RESET input is brought high.

The converter starts the first sampling period 20 ns after the rising edge of RESET. Any sampling period except for the one immediately after a RESET is started with the falling edge of the previous BUSY signal or the falling edge of CS, whichever is later.

Another way to reset the device is through the use of the combination of  $\overline{CS}$  and  $\overline{CONVST}$ . This is useful when the dedicated  $\overline{RESET}$  pin is tied to the system reset but there is a need to abort only the conversion in a specific converter. Since the BUSY signal is held high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter just the same as a reset via the dedicated  $\overline{RESET}$  pin. The reset does not have to be cleared as for the dedicated  $\overline{RESET}$  pin. A reset can be started with either of the two following steps.

- Issue a CONVST when CS is low and a conversion is in progress. The falling edge of CONVST must satisfy
  the timing as specified by the timing parameter t<sub>su(AB)</sub> mentioned in the timing characteristics table to ensure
  a reset. The falling edge of CONVST starts a reset. Timing is the same as a reset using the dedicated
  RESET pin except the instance of the falling edge is replaced by the falling edge of CONVST.
- Issue a S while a conversion is in progress. The falling edge of S must satisfy the timing as specified by the timing parameter t<sub>su(AB)</sub> mentioned in the timing characteristics table to ensure a reset. The falling edge of S causes a reset. Timing is the same as a reset using the dedicated ESET pin except the instance of the falling edge is replaced by the falling edge of S.

### **POWER-ON INITIALIZATION**

RESET is not required after power on. An internal power-on-reset circuit generates the reset. To ensure that all of the registers are cleared, the three conversion cycles must be given to the converter after power on.

#### LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8406 circuitry.

As the ADS8406 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n *windows* in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8406 draws very little current from an external reference, as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A 0.1-µF bypass capacitor and a 1-µF storage capacitor are recommended from pin 1 (REFIN) directly to pin 48 (REFM). REFM and AGND should be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.




As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8406 should be clean and well bypassed. A 0.1-µF ceramic bypass capacitor should be placed as close to the device as possible. See Table 2 for the placement of the capacitor. In addition, a 1-µF to 10-µF capacitor is recommended. In some situations, additional bypassing may be required, such as a 100-µF electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

**Table 2. Power Supply Decoupling Capacitor Placement** 

POWER SUPPLY PLANE	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
Pin pairs that require shortest path to decoupling capacitors	(4,5), (8,9), (10,11), (13,15), (43,44), (45,46)	(24,25), (34, 35)	
Pins that require no decoupling	12, 14	37	

# PFB (S-PQFP-G48)

### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
DSP Interface Logic Power Mgmt	dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated