

## Dual Voltage Monitor with Integrated CPU Supervisor

### FEATURES

- **Dual voltage detection and reset assertion**
  - Standard reset threshold settings  
See Selection table on page 2.
  - Adjust low voltage reset threshold voltages using special programming sequence
  - Reset signal valid to  $V_{CC} = 1V$
  - Monitor three voltages or detect power fail
- **Independent Core Voltage Monitor (V2MON)**
- **Fault detection register**
- **Selectable power on reset timeout (0.05s, 0.2s, 0.4s, 0.8s)**
- **Selectable watchdog timer interval (25ms, 200ms, 1.4s, off)**
- **Low power CMOS**
  - 25 $\mu A$  typical standby current, watchdog on
  - 6 $\mu A$  typical standby current, watchdog off
- **400kHz 2-wire interface**
- **2.7V to 5.5V power supply operation**
- **Available packages**
  - 8-lead SOIC, TSSOP
- **Monitor Voltages: 5V to 0.9V**
- **Independent Core Voltage Monitor**

### APPLICATIONS


- **Communication Equipment**
  - Routers, Hubs, Switches
  - Disk Arrays, Network Storage
- **Industrial Systems**
  - Process Control
  - Intelligent Instrumentation
- **Computer Systems**
  - Computers
  - Network Servers

### DESCRIPTION

The X40010/11/14/15 combines power-on reset control, watchdog timer, supply voltage supervision, and secondary voltage supervision, in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

Applying voltage to  $V_{CC}$  activates the power on reset circuit which holds RESET/RESET active for a period of time. This allows the power supply and system oscillator to stabilize before the processor can execute code.

### BLOCK DIAGRAM



## X40010, X40011, X40014, X40015

Low  $V_{CC}$  detection circuitry protects the user's system from low voltage conditions, resetting the system when  $V_{CC}$  falls below the minimum  $V_{TRIP1}$  point.  $\overline{RESET}/\overline{RESET}$  is active until  $V_{CC}$  returns to proper operating level and stabilizes. A second voltage monitor circuit tracks the unregulated supply to provide a power fail warning or monitors different power supply voltage. Three common low voltage combinations are available, however, Intersil's unique circuits allows the threshold for either voltage monitor to be reprogrammed to meet special needs or to fine-tune the threshold for applications requiring higher precision.

The Watchdog Timer provides an independent protection mechanism for microcontrollers. When the microcontroller fails to restart a timer within a selectable time out interval, the device activates the  $\overline{WDO}$  signal. The user selects the interval from three preset values. Once selected, the interval does not change, even after cycling the power.

The device features a 2-wire interface and software protocol allowing operation on an I<sup>2</sup>C<sup>®</sup> bus.

### Dual Voltage Monitors

**Table 1:**

Device	Expected System Voltages	Vtrip1(V)	Vtrip2(V)	POR (system)
X40010/11		2.0–4.75*	1.70–4.75	
-A	5V; 3V or 3.3V	4.55–4.65*	2.85–2.95	$\overline{RESET}$ = X40010 $\overline{RESET}$ = X40011
-B	5V; 3V	4.35–4.45*	2.55–2.65	
-C	3V; 3.3V; 1.8V	2.85–2.95*	1.65–1.75	
X40014/15		2.0–4.75*	0.90–3.50*	
-A	3V; 3.3V; 1.5V	2.85–2.95*	1.25–1.35*	$\overline{RESET}$ = X40014 $\overline{RESET}$ = X40015
-B	3V; 1.5V	2.55–2.65*	1.25–1.35*	
-C	3V or 3.3V; 1.1 or 1.2V	2.85–2.95*	0.95–1.05*	

\*Voltage monitor requires  $V_{CC}$  to operation. Others are independent of  $V_{CC}$ .

### PIN CONFIGURATION



### PIN DESCRIPTION

Pin		Name	Function
SOIC	TSSOP		
1	3	$\overline{V2FAIL}$	<b>V2 Voltage Fail Output.</b> This open drain output goes LOW when V2MON is less than $V_{TRIP2}$ and goes HIGH when V2MON exceeds $V_{TRIP2}$ . There is no power up reset delay circuitry on this pin.
2	4	V2MON	<b>V2 Voltage Monitor Input.</b> When the V2MON input is less than the $V_{TRIP2}$ voltage, $\overline{V2FAIL}$ goes LOW. This input can monitor an unregulated power supply with an external resistor divider or can monitor a second power supply with no external components. Connect V2MON to $V_{SS}$ or $V_{CC}$ when not used. The V2MON comparator is supplied by V2MON (X40010/11) or by $V_{CC}$ Input (X40014/15).
3	5	$\overline{RESET}/\overline{RESET}$	<b>RESET Output.</b> (X40011/15) This is an active LOW, open drain output which goes active whenever $V_{CC}$ falls below $V_{TRIP1}$ . It will remain active until $V_{CC}$ rises above $V_{TRIP1}$ and for the $t_{PURST}$ thereafter. <b>RESET Output.</b> (X40010/14) This is an active HIGH CMOS output which goes active whenever $V_{CC}$ falls below $V_{TRIP1}$ . It will remain active until $V_{CC}$ rises above $V_{TRIP1}$ and for the $t_{PURST}$ thereafter.
4	6	$V_{SS}$	Ground
5	7	SDA	<b>Serial Data.</b> SDA is a bidirectional pin used to transfer data into and out of the device. It has an open drain output and may be wire ORed with other open drain or open collector outputs. This pin requires a pull up resistor and the input buffer is always active (not gated). <b>Watchdog Input.</b> A HIGH to LOW transition on the SDA (while SCL is toggled from HIGH to LOW and followed by a stop condition) restarts the Watchdog timer. The absence of this transition within the watchdog time out period results in $\overline{WDO}$ going active.

**PIN DESCRIPTION** (Continued)

Pin		Name	Function
SOIC	TSSOP		
6	8	SCL	<b>Serial Clock.</b> The Serial Clock controls the serial bus timing for data input and output.
7	1	$\overline{\text{WDO}}$	<b>WDO Output.</b> $\overline{\text{WDO}}$ is an active LOW, open drain output which goes active whenever the watch-dog timer goes active.
8	2	V <sub>CC</sub>	Supply Voltage

**PRINCIPLES OF OPERATION**

**Power On Reset**

Application of power to the X40010/11/14/15 activates a Power On Reset Circuit that pulls the RESET/RESE $\overline{\text{T}}$  pins active. This signal provides several benefits.

- It prevents the system microprocessor from starting to operate with insufficient voltage.
- It prevents the processor from operating prior to stabilization of the oscillator.
- It allows time for an FPGA to download its configuration prior to initialization of the circuit.
- It prevents communication to the EEPROM, greatly reducing the likelihood of data corruption on power up.

When V<sub>CC</sub> exceeds the device V<sub>TRIP1</sub> threshold value for t<sub>PURST</sub> (selectable) the circuit releases the RESE $\overline{\text{T}}$  (X40011) and RESET (X40010) pin allowing the system to begin operation.

**Low Voltage V<sub>CC</sub> (V1 Monitoring)**


During operation, the X40010/11/14/15 monitors the V<sub>CC</sub> level and asserts RESE $\overline{\text{T}}$  if supply voltage falls below a preset minimum V<sub>TRIP1</sub>. The RESE $\overline{\text{T}}$  signal prevents the microprocessor from operating in a power fail or brownout condition. The  $\overline{\text{V1FAIL}}$  signal remains active until the voltage drops below 1V. It also remains active until V<sub>CC</sub> returns and exceeds V<sub>TRIP1</sub> for t<sub>PURST</sub>.

**Low Voltage V2 Monitoring**

The X40010/11/14/15 also monitors a second voltage level and asserts  $\overline{\text{V2FAIL}}$  if the voltage falls below a preset minimum V<sub>TRIP2</sub>. The  $\overline{\text{V2FAIL}}$  signal is either ORed with RESE $\overline{\text{T}}$  to prevent the microprocessor from operating in a power fail or brownout condition or used to interrupt the microprocessor with notification of an impending power failure. For the X40010/11 the  $\overline{\text{V2FAIL}}$  signal remains active until the V<sub>CC</sub> drops below 1V (V<sub>CC</sub> falling). It also remains active until V2MON returns and exceeds V<sub>TRIP2</sub> by 0.2V. This voltage sense circuitry monitors the power supply connected to the V2MON pin. If V<sub>CC</sub> = 0, V2MON can still be monitored.

For the X40014/15 devices, the  $\overline{\text{V2FAIL}}$  signal remains active until V<sub>CC</sub> drops below 1Vx and remains active until V2MON returns and exceeds V<sub>TRIP2</sub>. This sense circuitry is powered by V<sub>CC</sub>. If V<sub>CC</sub> = 0, V2MON cannot be monitored.

**Figure 1. Two Uses of Multiple Voltage Monitoring**





### Resetting the V<sub>TRIPx</sub> Voltage

To reset a V<sub>TRIPx</sub> voltage, apply the programming voltage (V<sub>p</sub>) to the  $\overline{WDO}$  pin before a START condition is set up on SDA. Next, issue on the SDA pin the Slave Address A0h followed by the Byte Address 03h for V<sub>TRIP1</sub> and 0Bh for V<sub>TRIP2</sub>, followed by 00h for the Data Byte in order to reset V<sub>TRIPx</sub>. The STOP bit following a valid write operation initiates the programming sequence. Pin  $\overline{WDO}$  must then be brought LOW to complete the operation.

After being reset, the value of V<sub>TRIPx</sub> becomes a nominal value of 1.7V or lesser.

**Note:** This operation does not corrupt the memory array.

### CONTROL REGISTER

The Control Register provides the user a mechanism for changing the Block Lock and Watchdog Timer settings. The Block Lock and Watchdog Timer bits are nonvolatile and do not change when power is removed.

The Control Register is accessed with a special preamble in the slave byte (1011) and is located at address 1FFh. It can only be modified by performing a byte write operation directly to the address of the register and only

one data byte is allowed for each register write operation. Prior to writing to the Control Register, the WEL and RWEL bits must be set using a two step process, with the whole sequence requiring 3 steps. See "Writing to the Control Registers" on page 7.

The user must issue a stop, after sending this byte to the register, to initiate the nonvolatile cycle that stores WD1, WD0, PUP1, PUP0, BP1, and BP0. The X40010/11/14/15 will not acknowledge any data bytes written after the first byte is entered.

The state of the Control Register can be read at any time by performing a random read at address 01Fh, using the special preamble. Only one byte is read by each register read operation. The master should supply a stop condition to be consistent with the bus protocol, but a stop is not required to end this operation.

7	6	5	4	3	2	1	0
PUP1	WD1	WD0	BP	0	RWEL	WEL	PUP0

### RWEL: Register Write Enable Latch (Volatile)

The RWEL bit must be set to "1" prior to a write to the Control Register.

Figure 4. Sample V<sub>TRIP</sub> Reset Circuit





Figure 5.  $V_{TRIPX}$  Set/Reset Sequence (X = 1, 2)



**WEL: Write Enable Latch (Volatile)**

The WEL bit controls the access to the memory and to the Register during a write operation. This bit is a volatile latch that powers up in the LOW (disabled) state. While the WEL bit is LOW, writes to any address, including any control registers will be ignored (no acknowledge will be issued after the Data Byte). The WEL bit is set by writing a “1” to the WEL bit and zeros to the other bits of the control register.

Once set, WEL remains set until either it is reset to 0 (by writing a “0” to the WEL bit and zeros to the other bits of the control register) or until the part powers up again. Writes to the WEL bit do not cause a high voltage write cycle, so the device is ready for the next operation immediately after the stop condition.

**PUP1, PUP0: Power Up Bits (Nonvolatile)**

The Power Up bits, PUP1 and PUP0, determine the  $t_{PURST}$  time delay. The nominal power up times are shown in the following table.

PUP1	PUP0	Power on Reset Delay ( $t_{PURST}$ )
0	0	50ms
0	1	200ms (factory setting)
1	0	400ms
1	1	800ms

**WD1, WD0: Watchdog Timer Bits (Nonvolatile)**

The bits WD1 and WD0 control the period of the Watchdog Timer. The options are shown below.

WD1	WD0	Watchdog Time Out Period
0	0	1.4 seconds
0	1	200 milliseconds
1	0	25 milliseconds
1	1	disabled (factory setting)

**Writing to the Control Registers**

Changing any of the nonvolatile bits of the control and trickle registers requires the following steps:

- Write a 02H to the Control Register to set the Write Enable Latch (WEL). This is a volatile operation, so there is no delay after the write. (Operation preceded by a start and ended with a stop).
- Write a 06H to the Control Register to set the Register Write Enable Latch (RWEL) and the WEL bit. This is also a volatile cycle. The zeros in the data byte are required. (Operation preceded by a start and ended with a stop).
- Write a one byte value to the Control Register that has all the control bits set to the desired state. The Control register can be represented as  $qxys\ 001r$  in binary, where  $xy$  are the WD bits,  $s$  is the BP bit and  $qr$  are the power up bits. This operation preceded by a start and ended with a stop bit. Since this is a nonvolatile write cycle it will take up to 10ms to complete. The RWEL bit is reset by this cycle and the sequence must be repeated to change the nonvolatile bits again. If bit 2 is set to '1' in this third step ( $qxys\ 011r$ ) then the RWEL bit is set, but the WD1, WD0, PUP1, PUP0, and BP bits remain unchanged. Writing a second byte to the control register is not allowed. Doing so aborts the write operation and returns a NACK.

- A read operation occurring between any of the previous operations will not interrupt the register write operation.
- The RWEL bit cannot be reset without writing to the nonvolatile control bits in the control register, power cycling the device or attempting a write to a write protected block.

To illustrate, a sequence of writes to the device consisting of [02H, 06H, 02H] will reset all of the nonvolatile bits in the Control Register to 0. A sequence of [02H, 06H, 06H] will leave the nonvolatile bits unchanged and the RWEL bit remains set.

**FAULT DETECTION REGISTER**

The Fault Detection Register (FDR) provides the user the status of what causes the system reset active. The Manual Reset Fail, Watchdog Timer Fail and three Low Voltage Fail bits are volatile.


<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
LV1F	LV2F	0	WDF	0	0	0	0

The FDR is accessed with a special preamble in the slave byte (1011) and is located at address 0FFh. It can only be modified by performing a byte write operation directly to the address of the register and only one data byte is allowed for each register write operation.

There is no need to set the WEL or RWEL in the control register to access this fault detection register.



Figure 6. Valid Data Changes on the SDA Bus



At power-up, the Fault Detection Register is defaulted to all “0”. The system needs to initialize this register to all “1” before the actual monitoring take place. In the event of any one of the monitored sources failed. The corresponding bits in the register will change from a “1” to a “0” to indicate the failure. At this moment, the system should perform a read to the register and noted the cause of the reset. After reading the register the system should reset the register back to all “1” again. The state of the Fault Detection Register can be read at any time by performing a random read at address 0FFh, using the special preamble.

The FDR can be read by performing a random read at 0FFh address of the register at any time. Only one byte of data is read by the register read operation.

**WDF, Watchdog Timer Fail Bit (Volatile)**

The WDF bit will set to “0” when the  $\overline{WDO}$  goes active.

**LV1F, Low V<sub>CC</sub> Reset Fail Bit (Volatile)**

The LV1F bit will be set to “0” when V<sub>CC</sub> (V1MON) falls below V<sub>TRIP1</sub>.

**LV2F, Low V2MON Reset Fail Bit (Volatile)**

The LV2F bit will be set to “0” when V2MON falls below V<sub>TRIP2</sub>.

**SERIAL INTERFACE**

**Interface Conventions**

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers, and provides the clock for both transmit and receive operations. Therefore, the devices in this family operate as slaves in all applications.

**Serial Clock and Data**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 6.

**Serial Start Condition**


All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. See Figure 6.

**Serial Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the Standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus. See Figure 6.



Figure 7. Valid Start and Stop Conditions



**Serial Acknowledge**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. See Figure 8.

The device will respond with an acknowledge after recognition of a start condition and if the correct Device Identifier and Select bits are contained in the Slave Address Byte. If a write operation is selected, the device will respond with an acknowledge after the receipt of each subsequent eight bit word. The device will acknowledge all incoming data and address bytes, except for the Slave Address Byte when the Device Identifier and/or Select bits are incorrect.

In the read mode, the device will transmit eight bits of data, release the SDA line, then monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the device will continue to transmit data. The device will terminate further data transmissions if an acknowledge is not

detected. The master must then issue a stop condition to return the device to Standby mode and place the device into a known state.


**Serial Write Operations**

**Byte Write**

For a write operation, the device requires the Slave Address Byte and a Word Address Byte. This gives the master access to any one of the words in the array. After receipt of the Word Address Byte, the device responds with an acknowledge, and awaits the next eight bits of data. After receiving the 8 bits of the Data Byte, the device again responds with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the device begins the internal write cycle to the nonvolatile memory. During this internal write cycle, the device inputs are disabled, so the device will not respond to any requests from the master. The SDA output is at high impedance. See Figure 9.

A write to a protected block of memory will suppress the acknowledge bit.

Figure 8. Acknowledge Response From Receiver




### Read Operation

Prior to issuing the Slave Address Byte with the  $\overline{R/\overline{W}}$  bit set to one, the master must first perform a “dummy” write operation. The master issues the start condition and the Slave Address Byte, receives an acknowledge, then issues the Word Address Bytes. After acknowledging receipts of the Word Address Bytes, the master immedi-

ately issues another start condition and the Slave Address Byte with the  $\overline{R/\overline{W}}$  bit set to one. This is followed by an acknowledge from the device and then by the eight bit word. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition. See Figure 12 for the address, acknowledge, and data transfer sequence.

Figure 9. Read Sequence



### Stops and Write Modes

Stop conditions that terminate write operations must be sent by the master after sending at least 1 full data byte plus the subsequent ACK signal. If a stop is issued in the middle of a data byte, or before 1 full data byte plus its associated ACK is sent, then the device will reset itself without performing the write. The contents of the array will not be effected.

### Acknowledge Polling

The disabling of the inputs during high voltage cycles can be used to take advantage of the typical 5ms write cycle time. Once the stop condition is issued to indicate the end of the master’s byte load operation, the device initiates the internal high voltage cycle. Acknowledge polling can be initiated immediately. To do this, the master issues a start condition followed by the Slave Address Byte for a write or read operation. If the device is still busy with the high voltage cycle then no ACK will be returned. If the device has completed the write operation, an ACK will be returned and the host can then proceed with the read or write operation. See Figure 12.

### Serial Read Operations


Read operations are initiated in the same manner as write operations with the exception that the  $\overline{R/\overline{W}}$  bit of the Slave Address Byte is set to one. There are three basic read operations: Current Address Reads, Random Reads, and Sequential Reads.

#### Current Address Read

Internally the device contains an address counter that maintains the address of the last word read incremented by one. Therefore, if the last read was to address n, the next read operation would access data from address n+1. On power up, the address of the address counter is undefined, requiring a read or write operation for initialization.

Upon receipt of the Slave Address Byte with the  $\overline{R/\overline{W}}$  bit set to one, the device issues an acknowledge and then transmits the eight bits of the Data Byte. The master terminates the read operation when it does not respond with an acknowledge during the ninth clock and then issues a stop condition. See Figure 13 for the address, acknowledge, and data transfer sequence.

**Figure 10. Acknowledge Polling Sequence**



It should be noted that the ninth clock cycle of the read operation is not a “don’t care.” To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

**Random Read**

Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the  $R/\bar{W}$  bit set to one, the master must first perform a “dummy” write operation. The master issues the start condition and the Slave Address Byte, receives an acknowledge, then issues the Word Address Bytes. After acknowledging receipts of the Word Address Bytes, the master immediately issues another start condition and the Slave Address Byte with the  $R/\bar{W}$  bit set to one. This is followed by an acknowledge from the device and then by the eight bit word. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition. See Figure 14 for the address, acknowledge, and data transfer sequence.

A similar operation called “Set Current Address” where the device will perform this operation if a stop is issued instead of the second start shown in Figure 13. The device will go into standby mode after the stop and all bus activity will be ignored until a start is detected. This operation loads the new address into the address counter. The next Current Address Read operation will read from the newly loaded address. This operation could be useful if the master knows the next address it needs to read, but is not ready for the data.

**Sequential Read**

Sequential reads can be initiated as either a current address read or random address read. The first Data Byte is transmitted as with the other modes; however, the master now responds with an acknowledge, indicating it requires additional data. The device continues to output data for each acknowledge received. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition.

The data output is sequential, with the data from address n followed by the data from address n + 1. The address counter for read operations increments through all page and column addresses, allowing the entire memory contents to be serially read during one operation. At the end of the address space the counter “rolls over” to address 0000<sub>H</sub> and the device continues to output data for each acknowledge received. See Figure 15 for the acknowledge and data transfer sequence.

**SERIAL DEVICE ADDRESSING**

**Memory Address Map**

CR, Control Register, CR7: CR0  
Address: 1FF<sub>hex</sub>

FDR, Fault Detection Register, FDR7: FDR0  
Address: 0FF<sub>hex</sub>

**Slave Address Byte**

Following a start condition, the master must output a Slave Address Byte. This byte consists of several parts:


- a device type identifier that is always '101x'. Where x=0 is for Array, x=1 is for Control Register or Fault Detection Register.
- next two bits are '0'.
- next bit that becomes the MSB of the address.

- One bit of the slave command byte is a R/W bit. The R/W bit of the Slave Address Byte defines the operation to be performed. When the R/W bit is a one, then a read operation is selected. A zero selects a write operation.


**Figure 11. X40010/11/14/15 Addressing**

	Slave Byte							
Control Register	1	0	1	1	0	0	1	R/W
Fault Detection Register	1	0	1	1	0	0	0	R/W
	Word Address							
Control Register	1	1	1	1	1	1	1	1
Fault Detection Register	1	1	1	1	1	1	1	1

**Figure 12. Current Address Read Sequence**



**Figure 13. Random Address Read Sequence**



**Word Address**

The word address is either supplied by the master or obtained from an internal counter. The internal counter is undefined on a power up condition.

**Operational Notes**

The device powers-up in the following state:


- The device is in the low power standby state.
- The WEL bit is set to '0'. In this state it is not possible to write to the device.
- SDA pin is the input mode.
- RESET/RESET Signal is active for  $t_{PURST}$ .

**Data Protection**

The following circuitry has been included to prevent inadvertent writes:

- The WEL bit must be set to allow write operations.
- The proper clock count and bit sequence is required prior to the stop bit in order to start a nonvolatile write cycle.
- A three step sequence is required before writing into the Control Register to change Watchdog Timer or Block Lock settings.

**Figure 14. Sequential Read Sequence**



**ABSOLUTE MAXIMUM RATINGS**

Temperature under bias ..... -65°C to +135°C  
 Storage temperature ..... -65°C to +150°C  
 Voltage on any pin with  
 respect to  $V_{SS}$  ..... -1.0V to +7V  
 D.C. output current ..... 5mA  
 Lead temperature (soldering, 10 seconds) ..... 300°C

**COMMENT**

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C

Table 2:

Version	Chip Supply Voltage	Monitored* Voltages
X40010/11 -A or -B	2.7V to 5.5V	2.6V to 5V
X40010/11-C	2.7V to 5.5V	1V to 3.6V

**D.C. OPERATING CHARACTERISTICS**

(Over the recommended operating conditions unless otherwise specified)

Symbol	Parameter	Min.	Typ. <sup>(4)</sup>	Max.	Unit	Test Conditions
$I_{CC1}^{(1)}$	Active Supply Current ( $V_{CC}$ ) Read			1.5	mA	$V_{IL} = V_{CC} \times 0.1$
$I_{CC2}^{(1)}$	Active Supply Current ( $V_{CC}$ ) Read			3.0	mA	$V_{IH} = V_{CC} \times 0.9$ , $f_{SCL} = 400kHz$
$I_{SB1}^{(1)(6)}$	Standby Current ( $V_{CC}$ ) AC (WDT off)		6	10	$\mu A$	$V_{IL} = V_{CC} \times 0.1$ $V_{IH} = V_{CC} \times 0.9$ $f_{SCL}, f_{SDA} = 400kHz$
$I_{SB2}^{(2)(6)}$	Standby Current ( $V_{CC}$ ) DC (WDT on)		25	30	$\mu A$	$V_{SDA} = V_{SCL} = V_{CC}$ Others = GND or $V_{CC}$
$I_{LI}$	Input Leakage Current (SCL)			10	$\mu A$	$V_{IL} = GND$ to $V_{CC}$
$I_{LO}$	Output Leakage Current (SDA, V2FAIL, WDO, RESET)			10	$\mu A$	$V_{SDA} = GND$ to $V_{CC}$ Device is in Standby <sup>(2)</sup>
$V_{IL}^{(3)}$	Input LOW Voltage (SDA, SCL)	-0.5		$V_{CC} \times 0.3$	V	
$V_{IH}^{(3)}$	Input HIGH Voltage (SDA, SCL)	$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V	
$V_{HYS}^{(6)}$	Schmitt Trigger Input Hysteresis • Fixed input level • $V_{CC}$ related level	0.2 .05 x $V_{CC}$			V V	
$V_{OL}$	Output LOW Voltage (SDA, RESET/RESET, V2FAIL, WDO)			0.4	V	$I_{OL} = 3.0mA$ (2.7-5.5V) $I_{OL} = 1.8mA$ (2.7-3.6V)
$V_{OH}$	Output (RESET) HIGH Voltage	$V_{CC} - 0.8$ $V_{CC} - 0.4$			V	$I_{OH} = -1.0mA$ (2.7-5.5V) $I_{OH} = -0.4mA$ (2.7-3.6V)

**$V_{CC}$  Supply**

$V_{TRIP1}^{(5)}$	$V_{CC}$ Trip Point Voltage Range	2.0		4.75	V	
		4.55	4.6	4.65	V	X40010/11-A
		4.35	4.4	4.45	V	X40010/11-B
		2.85	2.9	2.95	V	X40010/11-C, X40014/15-A&C
		2.55	2.6	2.65	V	X40014/15-B
$t_{RPD2}^{(6)}$	$V_{TRIP2}$ to $\overline{V2FAIL}$			5	$\mu S$	


**D.C. OPERATING CHARACTERISTICS** (Continued)

(Over the recommended operating conditions unless otherwise specified)

Symbol	Parameter	Min.	Typ. <sup>(4)</sup>	Max.	Unit	Test Conditions
<b>Second Supply Monitor</b>						
$I_{V2}$	V2MON Current			15	$\mu\text{A}$	
$V_{TRIP2}^{(5)}$	V2MON Trip Point Voltage Range	1.7		4.75	V	X40010/11
		0.9		3.5	V	X40014/15
		2.85	2.9	2.95	V	X40010/11-A
		2.55	2.6	2.65	V	X40010/11-B
		1.65	1.7	1.75	V	X40010/11-C
		1.25	1.3	1.35	V	X40014/15-A&B
		0.95	1.0	1.05	V	X40014/15-C

- Notes: (1) The device enters the Active state after any start, and remains active until: 9 clock cycles later if the Device Select Bits in the Slave Address Byte are incorrect; 200ns after a stop ending a read operation; or  $t_{WC}$  after a stop ending a write operation.  
 (2) The device goes into Standby: 200ns after any stop, except those that initiate a high voltage write cycle;  $t_{WC}$  after a stop that initiates a high voltage cycle; or 9 clock cycles after any start that is not followed by the correct Device Select Bits in the Slave Address Byte.  
 (3)  $V_{IL}$  Min. and  $V_{IH}$  Max. are for reference only and are not tested.  
 (4) At 25°C,  $V_{CC} = 5\text{V}$ .  
 (5) See Ordering Information for standard programming levels. For custom programmed levels, contact factory.  
 (6) Based on characterization data.

**EQUIVALENT INPUT CIRCUIT FOR  $V_{xMON}$  (x = 1, 2)**




**CAPACITANCE**

Symbol	Parameter	Max.	Unit	Test Conditions
$C_{OUT}^{(1)}$	Output Capacitance (SDA, RESET, $\overline{\text{RESET}}$ , V2FAIL, WDO)	8	pF	$V_{OUT} = 0\text{V}$
$C_{IN}^{(1)}$	Input Capacitance (SCL)	6	pF	$V_{IN} = 0\text{V}$

Note: (1) This parameter is not 100% tested.



**EQUIVALENT A.C. OUTPUT LOAD CIRCUIT FOR  $V_{CC} = 5V$**



**A.C. TEST CONDITIONS**

Input pulse levels	$V_{CC} \times 0.1$ to $V_{CC} \times 0.9$
Input rise and fall times	10ns
Input and output timing levels	$V_{CC} \times 0.5$
Output load	Standard output load

**SYMBOL TABLE**

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance


A.C. CHARACTERISTICS

Symbol	Parameter	400kHz		Unit
		Min.	Max.	
$f_{SCL}$	SCL Clock Frequency	0	400	kHz
$t_{IN}$	Pulse width Suppression Time at inputs	50		ns
$t_{AA}$	SCL LOW to SDA Data Out Valid	0.1	0.9	$\mu$ s
$t_{BUF}$	Time the bus free before start of new transmission	1.3		$\mu$ s
$t_{LOW}$	Clock LOW Time	1.3		$\mu$ s
$t_{HIGH}$	Clock HIGH Time	0.6		$\mu$ s
$t_{SU:STA}$	Start Condition Setup Time	0.6		$\mu$ s
$t_{HD:STA}$	Start Condition Hold Time	0.6		$\mu$ s
$t_{SU:DAT}$	Data In Setup Time	100		ns
$t_{HD:DAT}$	Data In Hold Time	0		$\mu$ s
$t_{SU:STO}$	Stop Condition Setup Time	0.6		$\mu$ s
$t_{DH}$	Data Output Hold Time	50		ns
$t_R$	SDA and SCL Rise Time	$20 + 1Cb^{(1)}$	300	ns
$t_F$	SDA and SCL Fall Time	$20 + 1Cb^{(1)}$	300	ns
Cb	Capacitive load for each bus line		400	pF


Note: (1) Cb = total capacitance of one bus line in pF.

TIMING DIAGRAMS

Bus Timing



**Write Cycle Timing**




**Nonvolatile Write Cycle Timing**

Symbol	Parameter	Min.	Typ. <sup>(1)</sup>	Max.	Unit
$t_{WC}^{(1)}$	Write Cycle Time		5	10	ms


Note: (1)  $t_{WC}$  is the time from a valid stop condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.

**Power Fail Timings**



X = 2, 3

**RESET/ $\overline{\text{RESET}}$  Timings**




**LOW VOLTAGE AND WATCHDOG TIMING PARAMETERS**


Symbol	Parameters	Min.	Typ. <sup>(1)</sup>	Max.	Unit
$t_{RPD1}^{(2)}$	$V_{TRIP1}$ to $\overline{\text{RESET/RESET}}$ (Power down only)			5	$\mu\text{s}$
$t_{RPDX}^{(2)}$	$V_{TRIP2}$ to $\overline{V2FAIL}$			5	$\mu\text{s}$
$t_{PURST}$	Power On Reset delay: PUP1=0, PUP0=0 PUP1=0, PUP0=1 (factory setting) PUP1=1, PUP0=0 PUP1=1, PUP0=1		50 200 <sup>(2)</sup> 400 <sup>(2)</sup> 800 <sup>(2)</sup>		ms ms ms ms
$t_F$	$V_{CC}$ , V2MON, Fall Time	20			mV/ $\mu\text{s}$
$t_R$	$V_{CC}$ , V2MON, Rise Time	20			mV/ $\mu\text{s}$
$V_{RVALID}$	Reset Valid $V_{CC}$	1			V
$t_{WDO}$	Watchdog Timer Period: WD1=0, WD0=0 WD1=0, WD0=1 WD1=1, WD0=0 WD1=1, WD0=1 (factory setting)		1.4 <sup>(2)</sup> 200 <sup>(2)</sup> 25 OFF		s ms ms
$t_{RST1}$	Watchdog Reset Time Out Delay WD1=0, WD0=0 WD1=0, WD0=1	100	200	300	ms
$t_{RST2}$	Watchdog Reset Time Out Delay WD1=1, WD0=0	12.5	25	37.5	ms
$t_{RSP}$	Watchdog timer restart pulse width	1			$\mu\text{s}$

Notes: (1)  $V_{CC} = 5\text{V}$  at  $25^\circ\text{C}$ .  
 (2) Values based on characterization data only.


Watchdog Time Out For 2-Wire Interface



Minimum Sequence to Reset WDT



$V_{TRIPX}$  Set/Reset Conditions




**X40010, X40011, X40014, X40015****V<sub>TRIP1</sub>, V<sub>TRIP2</sub>, Programming Specifications: V<sub>CC</sub> = 2.0-5.5V; Temperature = 25°C**

Parameter	Description	Min.	Max.	Unit
t <sub>VPS</sub>	$\overline{\text{WDO}}$ Program Voltage Setup time	10		μs
t <sub>VPH</sub>	$\overline{\text{WDO}}$ Program Voltage Hold time	10		μs
t <sub>TSU</sub>	V <sub>TRIPX</sub> Level Setup time	10		μs
t <sub>THD</sub>	V <sub>TRIPX</sub> Level Hold (stable) time	10		μs
t <sub>WC</sub>	V <sub>TRIPX</sub> Program Cycle	10		ms
t <sub>VPO</sub>	Program Voltage Off time before next cycle	1		ms
V <sub>P</sub>	Programming Voltage	15	18	V
V <sub>TRAN1</sub>	V <sub>TRIP1</sub> Set Voltage Range	2.0	4.75	V
V <sub>TRAN2</sub>	V <sub>TRIP2</sub> Set Voltage Range – X40010/11	1.7	4.75	V
V <sub>TRAN2A</sub>	V <sub>TRIP2</sub> Set to Voltage Range – X40014/15	0.9	3.5	V
V <sub>tv</sub>	V <sub>TRIPX</sub> Set Voltage variation after programming (-40 to +85°C).	-25	+25	mV
t <sub>VPS</sub>	$\overline{\text{WDO}}$ Program Voltage Setup time	10		μs

PACKAGING INFORMATION

8-Lead Plastic, SOIC, Package Code S8




NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



PACKAGING INFORMATION

8-Lead Plastic, TSSOP, Package Code V8




NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

**ORDERING INFORMATION**

V <sub>CC</sub> Range	V <sub>TRIP1</sub> Range	V <sub>TRIP2</sub> Range	Package	Operating Temperature Range	Part Number with RESET	Part Number with RESET
2.9-5.5	4.6V±50mV	2.9V±50mV	8L SOIC	0°C - 70°C	X40010S8-A	X40011S8-A
				-40°C - 85°C	X40010S8I-A	X40011S8I-A
			8L TSSOP	0°C - 70°C	X40010V8-A	X40011V8-A
				-40°C - 85°C	X40010V8I-A	X40011V8I-A
2.6-5.5	4.4V±50mV	2.6V±50mV	8L SOIC	0°C - 70°C	X40010S8-B	X40011S8-B
				-40°C - 85°C	X40010S8I-B	X40011S8I-B
			8L TSSOP	0°C - 70°C	X40010V8-B	X40011V8-B
				-40°C - 85°C	X40010V8I-B	X40011V8I-B
1.7-3.6	2.9V±50mV	1.7V±50mV	8L SOIC	0°C - 70°C	X40010S8-C	X40011S8-C
				-40°C - 85°C	X40010S8I-C	X40011S8I-C
			8L TSSOP	0°C - 70°C	X40010V8-C	X40011V8-C
				-40°C - 85°C	X40010V8I-C	X40011V8I-C
1.3-3.6	2.9V±50mV	1.3V±50mV	8L SOIC	0°C - 70°C	X40014S8-A	X40015S8-A
				-40°C - 85°C	X40014S8I-A	X40015S8I-A
			8L TSSOP	0°C - 70°C	X40014V8-A	X40015V8-A
				-40°C - 85°C	X40014V8I-A	X40015V8I-A
1.3-3.6	2.6V±50mV	1.3V±50mV	8L SOIC	0°C - 70°C	X40014S8-B	X40015S8-B
				-40°C - 85°C	X40014S8I-B	X40015S8I-B
			8L TSSOP	0°C - 70°C	X40014V8-B	X40015V8-B
				-40°C - 85°C	X40014V8I-B	X40015V8I-B
1.0-3.6	2.9V±50mV	1.0V±50mV	8L SOIC	0°C - 70°C	X40014S8-C	X40015S8-C
				-40°C - 85°C	X40014S8I-C	X40015S8I-C
			8L TSSOP	0°C - 70°C	X40014V8-C	X40015V8-C
				-40°C - 85°C	X40014V8I-C	X40015V8I-C

**PART MARK INFORMATION**



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.  
Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)