

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK Rev. 3 — 21 December 2011 Product

Product data sheet

Product profile 1.

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOSTM technology

1.2 Features and benefits

- Low thermal resistance
- Low threshold voltage

- Optimized for use in DC-to-DC converters
- Very low switching and conduction losses

1.3 Applications

- DC-to-DC convertors
- Notebook computers

- Switched-mode power supplies
- Voltage regulators

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}$	-	-	25	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> ; see <u>Figure 3</u>	-	-	100	Α
Static characte	eristics					
R _{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 9</u> ; see <u>Figure 10</u>	-	2	2.8	mΩ
		V_{GS} = 4.5 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 9</u> ; see <u>Figure 10</u>	-	3	4.1	mΩ
Dynamic chara	Dynamic characteristics					
Q_{GD}	gate-drain charge	$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A}; V_{DS} = 12 \text{ V};$	-	7.3	-	nC
Q _{G(tot)}	total gate charge	see Figure 11; see Figure 12	-	32	-	nC



N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		
2	S	source	mb	D
3	S	source		_G (民本)
4	G	gate	9	
mb	D	mounting base; connected to drain	1 2 3 4	mbb076 \$
			SOT669 (LFPAK; Power-SO8)	

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PH2625L	LFPAK; Power-SO8	plastic single-ended surface-mounted package; 4 leads	SOT669

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C	-	25	V
V_{DGR}	drain-gate voltage	$T_j \ge 25$ °C; $T_j \le 150$ °C; $R_{GS} = 20$ kΩ	-	25	V
V_{GS}	gate-source voltage		-20	20	V
I _D	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 100 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Model}}$	-	63	Α
		V_{GS} = 10 V; T_{mb} = 25 °C; see <u>Figure 1</u> ; see <u>Figure 3</u>	-	100	Α
I _{DM}	peak drain current	pulsed; $t_p \le 10 \mu s$; $T_{mb} = 25 ^{\circ}C$; see Figure 3	-	300	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	62.5	W
T _{stg}	storage temperature		-55	150	°C
T _j	junction temperature		-55	150	°C
Source-drain o	diode				
I _S	source current	T _{mb} = 25 °C	-	52	Α
I _{SM}	peak source current	pulsed; $t_p \le 10 \mu s$; $T_{mb} = 25 ^{\circ}C$	-	156	Α
Avalanche rug	gedness				
E _{DS(AL)R}	repetitive drain-source avalanche energy	unclamped; t_p = 0.01 ms; R_{GS} = 50 Ω ; V_{GS} = 10 V; I_D = 7.1 A; V_{sup} ≤ 25 V	[1][2] -	2.5	mJ
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 71 A; $V_{sup} \le$ 25 V; unclamped; t_p = 0.1 ms; R_{GS} = 50 Ω	-	250	mJ

^[1] Duty cycle is limited by the maximum junction temperature.

^[2] Repetitive avalanche failure is not determined simply by thermal effects. Repetitive avalanche transients should only be applied for short bursts, not every switching cycle.

N-channel 25 V 2.8 mΩ logic level MOSFET in LFPAK




Fig 1. Normalized continuous drain current as a function of mounting base temperature





Fig 2. Normalized total power dissipation as a function of mounting base temperature



 $T_{mb} = 25^{\circ}C$; I_{DM} is a single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

PH2625L **NXP Semiconductors**

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK

Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	2	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

N-channel 25 V 2.8 mΩ logic level MOSFET in LFPAK

6. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-	racteristics	Conditions	IVIIII	тур	IVIAA	Offic
	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_i = 25 °C$	25		-	V
V _{(BR)DSS}	breakdown voltage	,	25	-		
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	-	2.2	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see <u>Figure 7</u> ; see <u>Figure 8</u>	1	1.5	2	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 150 \text{ °C}$; see <u>Figure 7</u> ; see <u>Figure 8</u>	0.5	-	-	V
I _{DSS}	drain leakage current	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.06	1	μΑ
		$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	500	μΑ
I _{GSS}	gate leakage current	$V_{GS} = 16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nA
		$V_{GS} = -16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nA
R_{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}$; $I_D = 25 \text{ A}$; $T_j = 150 \text{ °C}$; see Figure 9; see Figure 10	-	3.2	4.3	mΩ
		$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A}; T_j = 150 \text{ °C};$ see <u>Figure 9</u> ; see <u>Figure 10</u>	-	4.8	6.6	mΩ
		$V_{GS} = 10 \text{ V}$; $I_D = 25 \text{ A}$; $T_j = 25 \text{ °C}$; see <u>Figure 9</u> ; see <u>Figure 10</u>	-	2	2.8	mΩ
		$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C};$ see Figure 9; see Figure 10	-	3	4.1	mΩ
R _G	gate resistance	f = 1 MHz	-	1.5	-	Ω
Dynamic c	characteristics					
$Q_{G(tot)}$	total gate charge	I_D = 25 A; V_{DS} = 12 V; V_{GS} = 4.5 V; see <u>Figure 11</u> ; see <u>Figure 12</u>	-	32	-	nC
		$I_D = 0 A$; $V_{DS} = 0 V$; $V_{GS} = 4.5 V$	-	26	-	nC
Q _{GS}	gate-source charge	$I_D = 25 \text{ A}; V_{DS} = 12 \text{ V}; V_{GS} = 4.5 \text{ V};$	-	9.6	-	nC
Q _{GS1}	pre-threshold gate-source charge	see <u>Figure 11</u> ; see <u>Figure 12</u>	-	6	-	nC
Q _{GS2}	post-threshold gate-source charge		-	3.6	-	nC
Q _{GD}	gate-drain charge		-	7.3	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	I_D = 25 A; V_{DS} = 12 V; see <u>Figure 11</u> ; see <u>Figure 12</u>	-	2.2	-	V
C _{iss}	input capacitance	V _{DS} = 12 V; V _{GS} = 0 V; f = 1 MHz; T _i = 25 °C; see Figure 13; see Figure 14	-	4308	-	pF
		$V_{DS} = 0 \text{ V; } V_{GS} = 0 \text{ V; } f = 1 \text{ MHz;}$ $T_i = 25 \text{ °C}$	-	4830	-	pF
Coss	output capacitance	$V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	1137	-	pF
C _{rss}	reverse transfer capacitance	T _j = 25 °C; see <u>Figure 13</u> ; see <u>Figure 14</u>	-	439	-	pF

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{d(on)}$	turn-on delay time	$V_{DS} = 12 \text{ V}; \text{ R}_{L} = 0.48 \Omega; \text{ V}_{GS} = 4.5 \text{ V};$ $R_{G(ext)} = 4.7 \Omega$	-	41	-	ns
t _r	rise time		-	52	-	ns
t _{d(off)}	turn-off delay time		-	67	-	ns
t _f	fall time		-	30	-	ns
Source-dra	in diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C};$ see Figure 15	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A}/\mu s; V_{GS} = 0 \text{ V};$	-	47	-	ns
Q _r	recovered charge	$V_{DS} = 25 \text{ V}$	-	22	-	nC





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical valuesT



 $T_i = 25$ °C and 150 °C; $V_{DS} > I_D X R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK




Fig 7. Gate-source threshold voltage as a function of junction temperature





Fig 9. Normalized drain-source on-state resistance factor as a function of junction temperature



 $T_j = 25 \, ^{\circ}C; \, V_{DS} = 5 \, V$

Fig 8. Sub-threshold drain current as a function of gate-source voltage




Fig 10. Drain-source on-state resistance as a function of drain current; typical values

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK




Fig 11. Gate charge waveform definitions




Fig 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values






Fig 12. Gate-source voltage as a function of gate charge; typical values



VDS = 0 V, I = 1 WII IZ

Fig 14. Input and reverse transfer capacitances as a function of gate-source voltage; typical values

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK



 T_j = 25 °C and 150 °C; V_{GS} = 0 V

Fig 15. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values

N-channel 25 V 2.8 mΩ logic level MOSFET in LFPAK

7. Package outline

Plastic single-ended surface-mounted package (LFPAK; Power-SO8); 4 leads

SOT669




Fig 16. Package outline SOT669 (LFPAK; Power-SO8)

42625L All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

N-channel 25 V 2.8 mΩ logic level MOSFET in LFPAK

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PH2625L v.3	20111221	Product data sheet	-	PH2625L_2
Modifications:	· ·			the new identity guidelines of
	 Legal texts ha 	ve been adapted to the new	company name where	appropriate.
PH2625L_2 (9397 750 12306)	20050224	Preliminary data shee	t -	PH2625L-01

N-channel 25 V 2.8 mΩ logic level MOSFET in LFPAK

9. Legal information

9.1 Data sheet status

Document status [1] [2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

PH2625L

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

 $\ensuremath{\mathbf{HD}}$ $\ensuremath{\mathbf{Radio}}$ logo — are trademarks of iBiquity Digital Corporation.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PH2625L **NXP Semiconductors**

N-channel 25 V 2.8 m Ω logic level MOSFET in LFPAK

11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline
8	Revision history12
9	Legal information13
9.1	Data sheet status
9.2	Definitions13
9.3	Disclaimers
9.4	Trademarks14
10	Contact information

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.