

**[www.ti.com](http://www.ti.com)** SLVSCB4 –OCTOBER 2013

## **5-V to 60-V WIDE-INPUT SYNCHRONOUS PWM BUCK CONTROLLER**

**Check for Samples: [TPS40490](http://www.ti.com/product/tps40490 #samples)**

## **<sup>1</sup>FEATURES**

- **Wide-Input Voltage Range from 5 V to 60 V Programmable Closed Loop Soft-Start**
- **600-mV Reference Voltage With ±1% Accuracy Supports Pre-Biased Outputs and External Modulation Capabilities • Thermal Shutdown at 160°C With Hysteresis**
- **Programmable UVLO and Hysteresis Power Good Detector**
- **Voltage Mode Control With Feed Forward and Integrated Diode for Bootstrap Supply With High Gain Bandwidth Error Amplifier UVLO**
- **100-kHz to 5.4-MHz Programmable Frequency 28-Pin 5-mm × 5-mm QFN (RHD) Package**
- **Smart Low and High Side Driver**
	- **Factory Selectable Gate Drive Voltage VDR APPLICATIONS With External Drive Capability and UVLO • POL Modules**
	-
	- **Programmable Fixed Delay Dead-time Notebook and Tablet Computers**
- **Low-Side FET Sensing Overcurrent Protection Envelope Tracking Systems and High-Side FET Sensing Short-Circuit Protection**
- 
- 
- 
- 
- 
- 

- 
- **Protection Wide Input Voltage, High-Power Density – Matched Low and High Side Propagation DC/DC Converters for Industrial, Networking Delay and Telecomm Equipment**
	-
	-

## **TYPICAL APPLICATION (Non-Isolated 24V-12V Supply)**



ÆA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **DESCRIPTION**

TPS40490 is a full-featured, synchronous PWM buck controller that operates with an input voltage from 5 V to 60 V and is optimized for high-power-density, high-reliability DC/DC converter applications using the latest generation of MOSFET transistors.

TPS40490 can operate in multiple DC systems from 5 V to 60 V and provides accurate output voltage regulation with  $\pm 1\%$  ensured accuracy. The reference voltage can be modulated in applications that require a tracking envelope supply.

The controller can be configured for voltage-mode control with input-voltage feed-forward compensation that enables instant response to input voltage change. The switching frequency is programmable from 100 kHz to 5.4 MHz.

The controller has an enable pin that allows for system shutdown in a low-current mode and a delayed start-up for sequencing purposes, and a soft-start pin that allows adjustable soft-start time by connecting a capacitor to the pin.

TPS40490 has a complete set of system protection and monitoring features such as programmable UVLO, programmable overcurrent protection (OCP) by sensing the low-side FET, selectable short-circuit protection (SCP) by sensing the high-side FET and thermal shutdown. The current limit trip point is set with a resistor fitted to the ILIM pin that enables the designer to adjust current limit by selecting an external resistor and optimize the choice of inductor. Once an over-current lasting more than 4 cycles is sensed, the converter will shut down for 100 ms and then the start-up sequencing will begin again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case, the converter will sense another over-current event and shut down again, repeating the cycle (hiccup) until the failure is cleared.

The controller supports pre-biased output and provides an open-drain PGOOD signal. The PGOOD pin is pulled low when the buck converter is pulled below 80% of the nominal output voltage. The PGOOD is pulled up through an external resistor when all converter outputs are more than 90% of its nominal output voltage. The default reset time is 100 ms. The polarity of the PGOOD is active high.

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop operating when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. Thermal shutdown hysteresis is 20°C.



## **ORDERING INFORMATION(1)**

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **BLOCK DIAGRAM**





## **PIN-OUT and TERMINAL FUNCTIONS**





#### **[www.ti.com](http://www.ti.com)** SLVSCB4 –OCTOBER 2013





## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range, (unless otherwise noted) (1)(2)



(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operatIon of the device at these or any other conditions beyond those indicted under recommended operating conditions is not implied. Exposure it absolute maximum rated condtions for extended periods may affect device reliability.

(2) Unless noted, all voltages are with respect to GND.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)



(1) Operation with 5-V input is possible by connecting  $V_{IN}$  pin to  $V_{DR}$ . Consult with the factory.

6 *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSCB4 &partnum=TPS40490 )* Copyright © 2013, Texas Instruments Incorporated



## **THERMAL INFORMATION**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/SPRA953). (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-

standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(4) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).

(5) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7.

(6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}$ C to 150°C,  $V_{IN} = 48$  V, unless otherwise noted.



## **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40^{\circ}$ C to 150°C,  $V_{IN} = 48$  V, unless otherwise noted.





## **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40^{\circ}$ C to 150°C,  $V_{\text{IN}} = 48$  V, unless otherwise noted.



# Elle Edit Ventical Hariz/Acq Iriq Display Qursors Meagure Masks Math McScope Unities Help Butichs Position 27.844% Factor







Figure 2. SS Vin=24V, Cref=1nF, CVdr=1µF, Cv3V=1µF, css=68nF, lo=5.5A



**Figure 3. Start-up 15Vin Vo=5.8V, 6A, 5MHz Figure 4. Start-up 22Vin Vo=5.8V, 6A, 5MHz**



Figure 5. Soft-Start with Vout connected to Vdr\_ext with Figure 6. Detailed start-up operation, 24Vin, Vo=12V, 6A<br>diode +20 Ω 200μF Yellow=Vout, Purple=Vdr\_ext Blue=Vdr, Ch1 (yellow): FB pin (negative input to

M 1.0ms 10.0MS/s Figure 1. Vref and Vout start-Up Vin=48V Vo=12V

**TYPICAL CHARACTERISTICS**



**[www.ti.com](http://www.ti.com)** SLVSCB4 –OCTOBER 2013

## **TYPICAL CHARACTERISTICS (continued)**



**Ch2 (blue): switching node, Ch3 (purple): Vgate\_low Ch3 (purple): Vout, Ch4 (green): Vin (measured on FET), Ch4 (green): Load current**







**Figure 7. Switching node signals 24Vin, Vo=12V, 0A Figure 8. Switching node signals 24Vin, Vo=12V, 6A Ch1 (yellow): Vgate\_high (measured on FET), Ch1 (yellow): Vdrive\_external), Ch2 (blue): switching node**



Figure 9. Detailed fall time plots, 24Vin, Vo=12V 6A out Figure 10. Detailed rise time plots, 24Vin, Vo=12V 6A<br>Ch1 (yellow): Vgate\_high (measured on FET), Ch1 (yellow): Vigate\_high (measured on FET),<br>Ch2 (blue): switching







Figure 13. Gate drive and switching node fsw=1.5MHz,<br>no load



**Figure 15. High Gate drive and switching node, fsw= 5MHz Figure 16. Low Gate drive and switching node, fsw=5MHz**



**Figure 17. Current limit operation Rds\_on= 13mΩ**,<br>Rlim=128kΩ Ch1 (yellow): output current,<br>Ch2 (blue): switching node Ch3 (purple): output voltage,<br>Ch4 (green): input voltage



Figure 14. Gate drive and switching node<br>fsw=1.5MHz, Io=7A





**Rlim=128kΩ Ch1 (yellow): output current, Rds\_on= 13mΩ, Rlim=128kΩ Ch1 (yellow): output current, Ch2 (blue): switching node Ch3 (purple): output voltage, Ch2 (blue): switching node Ch3 (purple): output voltage, Ch4 (green): input voltage Ch4 (green): input voltage.**

**EXAS NSTRUMENTS** 

#### **[www.ti.com](http://www.ti.com)** SLVSCB4 –OCTOBER 2013

## **TYPICAL CHARACTERISTICS (continued)**



Figure 19. Sync at 2MHz, Vin=24V, Vo=5V From top to<br>bottom COMP, lout, Vsw, vsync





**Figure 23. System efficiency improvement with different Figure 24. System efficiency variation with dead times Vin=12 Vo= 3.3V 1.25MHz gate drive voltage Vin=48V, Vo=30V,**



**Figure 19. Sync at 2MHz, Vin=24V, Vo=5V From top to Figure 20. Sync at 3MHz, Vin=24V, Vo=5V COMP, Iout, Vsw,**



Figure 21. Dead time setting to 111 (42ns typ) Figure 22. Dead time setting to 011 (18ns typ)<br>Ch1 (yellow): Switching node, Ch2 (blue): Vg high side Ch1 (yellow): Switching node, Ch2 (blue): Vg high side<br>Ch3 (



Figure 24. System efficiency variation with<br>gate drive voltage Vin=48V, Vo=30V,<br>f=1.25MHz 80V MOSFETs (for information only)

Texas **NSTRUMENTS** 

## SLVSCB4 –OCTOBER 2013 **[www.ti.com](http://www.ti.com)**

98% 96% 94% 92% 90% 88% 86% 84% 82% 80%  $\pmb{0}$ 10  $\overline{\mathbf{c}}$  $\Delta$ 6 8  $Io(A)$  $V$ in=36  $V$ in=48  $V$ in=54



**Figure 25. Efficiency at Vo=30V Figure 26. Thermal plot (forced air) Vin=36V Vo=30V, Io=6A fsw=1MHz, TA=25°C**



## **Figure 27. 1.1MHz Vo=12V efficiency Figure 28. 2.5MHz Vo=12V efficiency with MOSFET BSC123N08NS3G with MOSFET BSC123N08NS3G**







**Figure 29. 200kHz Modulated output Figure 30. 200kHz modulated output 10-30V, 3Ω load, fsw=1.5MHz 5-15V, 1.5Ω load, fsw= 1.5MHz**



## **TYPICAL CHARACTERISTICS (continued)**



**Figure 31. Ripple 18Vin Vo=3.3V, 10A 2.25MHz Figure 32. Ripple 8Vin Vo=6V, 6A 5MHz**



**Figure 33. Ripple at 1MHz Vin=48V, Vo=30V, Figure 34. Ripple at 1MHz Vin=48V, Io=10A Lo=1µH, Co=12µF ceramic Vo=30V, Io=10A Lo=1µH,**







Figure 34. Ripple at 1MHz Vin=48V,<br>Vo=30V, lo=10A Lo=1µH,<br>Co=12µF ceramic +470µF electrolytic



**Figure 35. Transient response, Figure 36. Transient response, 10A step down load1MHz Vin=48V, Vo=30V, 10A step down load1MHz Vin=48V, Vo=30V, Io=10A Lo=1µH, Co=12µF ceramic Io=10A Lo=1µH, Co=12µF ceramic**

**[www.ti.com](http://www.ti.com)** SLVSCB4 –OCTOBER 2013

Texas **INSTRUMENTS** 

#### SLVSCB4 –OCTOBER 2013 **[www.ti.com](http://www.ti.com)**

## **TYPICAL CHARACTERISTICS (continued)**





Figure 39. Transient step response<br>
Vin=24V, Vo=5V 5MHz 1-7A,Fc=140kHz<br>
Ch1 (yellow):Switching node, Ch2 (blue):Vo,<br>
Ch1 (yellow): Switching node, Ch2 (blue):Vo,<br>
Ch1 (yellow): Switching node, Ch2 (blue):Vo<br>
Ch1 (yellow):



**Figure 41. Steady state operation Figure 42. Steady state operation Figure 41. Steady state operation<br>Vin=12, Vo=3.3V 5MHz No load Ch1 (yellow):<br>Switching node, Ch3 (purple): Vout, CH4(green): lo** 



**Figure 37. Transient step response Figure 38. Transient step response Vin=15V, Vo=3.3V 2.2MHz 1-8A Vin=24V, Vo=5V 5MHz 1-10A Fc=140kHz**



**Vin=24V, Vo=5V 5MHz 1-7A,Fc=140kHz Vin=24V, Vo=5V 5MHz 1-7A,Fc=600kHz Ch1 (yellow):Switching node, Ch2 (blue):Vo, Ch1 (yellow): Switching node, Ch2 (blue):COMP, Ch3 (purple): COMP, CH4(green): Io Ch3 (purple): Vo, CH4(green): Io**



**Switching node, Ch3 (purple): Vout, CH4(green): Io Switching node, Ch3 (purple): Vout, CH4(green): Io**

## **EXAS INSTRUMENTS**

## **[TPS40490](http://www.ti.com/product/tps40490 ?qgpn=tps40490 )**

**[www.ti.com](http://www.ti.com)** SLVSCB4 –OCTOBER 2013





**Figure 43. 0-5A step load Vin=12 Vo=3.3V fsw=5MHz, Figure 44. 5-0A load dump Vin=12 Vo=3.3V fsw=5MHz, Ch3 (purple): Vout, CH4(green): Io Ch3 (purple): Vout, CH4(green): Io**





## **TPS40490 STATE MACHINE**



**FaultINT=(VDRV\_UVdeg=1) || (VINUVdeg=1) || (OTSdeg=1) FaultEXT=(VBUCK\_UVdeg=1) || (ILIM\_LATCH=1)**



## **APPLICATION INFORMATION**

## **TYPICAL APPLICATION CIRCUIT**

The following page contains the TPS40490 application circuit.





The internal LDOs are enabled if the enable pin is higher than  $V_{EN}$ . When  $V_{EN}$  is less than 300 mV, the device is fully disabled and the current consumption is less than 2 µA. The internal LDOs are actively discharged. The enable pin must not be allowed to float. If the function is not needed for the design, EN should be pulled up to  $V_{IN}$  by a high value resistor ensuring that the current into the enable pin does not exceed 10 μA. If it is not possible to meet this clamp current requirement, a resistor divider from  $\mathsf{V}_\mathsf{IN}$  to GND be used to connect to EN. The resistor divider should be such that the enable pin should be higher than  $\mathsf{V}_\mathsf{EN}$  and lower than 3.3 V. A capacitor can be used to provide additional start-up delay. To avoid potential erroneous behavior of the enable function, the enable signal applied must have a minimum slew rate of 20 V/s.



## **UVLO CIRCUIT**



TPS40490 has both fixed and programmable input UVLO. For the device to turn-on, the enable pin must be greater than V<sub>EN</sub> and the UVLO voltage higher than 900 mV (typ). Once the input voltage reaches UVLO, a small 5-µA hysteresis current source is switched on.

To calculate the UVLO divider use the following formula:

$$
R_{UV_H} = (V_{ON} - V_{OFF})/I_{UVLO}
$$
  

$$
R_{UV_L} = R_{UV_H} \times V_{UVLO}/(V_{ON} - V_{UVLO})
$$

Where:

 $V_{ON}$  = Desired turn-on voltage  $V_{OFF}$  = Desired turn-off voltage  $I_{UVLO}$  = Hysteresis current (5  $\mu$ A)  $\rm V_{UVLO}$  = UVLO threshold voltage



## **SOFT-START**



As the SS pin voltage approaches 0.65 V, the positive input to the error amplifier begins to rise and the output of the error amplifier (COMP pin) starts rising. The rate of rise of the COMP voltage is mainly limited by the feedback loop compensation network. Switching begins once VCOMP reaches the valley of the PWM ramp. The output is regulated to the error amplifier input through the FB pin in the feedback loop. When the FB pin reaches the 600-mV reference voltage, the feedback node is regulated to the reference voltage, VREF. The SS pin continues to rise and is clamped to VDD.

The formula to calculate the soft-start capacitor is

 $C_{SS} = t_{ss}/0.09$  $C_{SS}$  = Soft-Start capacitance (nF)  $t_{SS}$  = Soft-Start time (ms)

## **OSCILLATOR AND VIN FEED-FORWARD**

The resistor at the RT pin sets the current. The proportional current charges an internal 20-pF oscillator capacitor. The ramp voltage on this capacitor is compared with the RT pin voltage, VRT. Once the ramp voltage reaches VRT, the oscillator capacitor is discharged. The ramp that is generated by the oscillator (which is proportional to the input voltage) acts as a voltage feed-forward ramp to be used in the PWM comparator.

The frequency of operation of the device can be set according to the following formulae:

 $TPS40490MHRHDR: R<sub>T</sub> (kΩ) = 37.5/f<sub>SW</sub> (MHz)$  (1)

TPS40490MLRHDR: R<sub>T</sub> (kΩ) = 176.5/f<sub>SW</sub> (MHz) (2)

It is important to keep in mind the following two requirements when using TPS40490MLRHDR with operating voltage in the 24 V to 30 V range:

1. There is a restriction on the minimum set frequency for voltages as the following graph shows.



2. There is a shift in the switching frequency as the following graph shows for a setting of 1.7 MHz at 12 V.



#### **External Clock**

When synchronization is applied, the PWM oscillator frequency must be lower (70-80%) than the sync pulse frequency. The SYNC pin will be ignored during start-up and when PGOOD is not asserted. The SYNC pin must be tied to GND when the feature is not used.



### **Current Limit Operation**



There are two different current limit mechanisms in TPS40490, high-side (HS) and low-side (LS). HS and LS values are adjustable through an external resistor Rext. A reference current of 1.23 V/RESext is generated first. This current is going to be mirrored for HS and LS. The current limit circuit does not have temperature adjustment.

### **Low Side Current Limit**



The formula to calculate the low side current limit is,

$$
I_{LS-lim} = 1.75 \frac{10k}{R_{LS_0}N} \frac{1.23}{R_{ext}}
$$

where  $R_{LSON}$  is LS switch on resistance.

(3)



## **High Side Current Limit**



The formula to calculate the high side current limit is,

$$
I_{\text{HS-lim}} = K \frac{10k}{R_{\text{HS}} - 0N} \frac{1.23}{R_{\text{ext}}}
$$

(4)

where  $R_{HSON}$  is high-side switch on resistance and K is the current limit multiple (5).

## **Shut-Down Counter**



HS and LS current detect signals will go to the input of a 4x up/down counter. If there is a current limit detect, the counter will count up. In the next cycle, if there is another current limit detect, the counter counts up again, but if there is no current limit detected, the counter counts down and when at zero count, it stays there.

If there are consecutive current faults, the counter overflows, and ILIMlatched will be set to 1. This will inform the digital core of a current limit fault, the driver and oscillator will be disabled and a new soft-start will be initiated after 100 ms.



## $V_{DR}$  and  $V_{DR\_EXT}$



The driver voltage is set to 4.8 V or 6.8 V according to the device version. If an external drive voltage is applied, the internal driver voltage will be regulated internally to pre-set factory voltage. The decoupling capacitor should be fitted very close to the VDR and VDR\_EXT.



### **Driver Circuits**

The high side driver is designed as a floating driver that can be connected either as a high side in a system operating up to 60 V or connected to ground with a programmable dead time controller.



**Fixed Dead Time Control**



The device is provided with a programmed dead time of 6 ns and can be increased by setting the DT<sub>1</sub> to DT<sub>3</sub> pins.



## **Feed-Forward PWM Mode**

The configuration for PWM operation is shown in the following figure.



A type 3 compensation circuit is recommended for this type of operation. It's transfer function is:

$$
GAN_{T3} = \frac{R_{FB_{-}H1} + R_{FB_{-}H}}{R_{FB_{-}H1} * R_{FB_{-}H} * C_{CMP2}} * \frac{\left(s + \frac{1}{R_{CMP1} * C_{CMP1}}\right) * \left(s + \frac{1}{\left(R_{FB_{-}H1} + R_{FB_{-}H}\right) * C_{FB_{-}H}}\right)}{s * \left(s + \frac{C_{CMP1} + C_{CMP}}{R_{CMP1} * C_{CMP1}}\right) * \left(s + \frac{1}{\left(R_{FB_{-}H1}\right) * C_{FB_{-}H}}\right)}
$$

SLVSCB4 –OCTOBER 2013 **[www.ti.com](http://www.ti.com)**

**ISTRUMENTS** 

**EXAS** 

T

A typical transfer function plot is:





To calculate the external compensation components follow the following steps:



## **Minimum Controllable On-Time**

When operating in voltage mode control TPS40490 does not have any restrictions associated with a minimum on-time (as it occurs with current mode control circuits due to the blanking of the leading edge inductor current).



**VoltageRequired to Provide a Narrow Switching Transform of Ramp Pulse**



**Figure 45. Simulation Plot Showing Error (COMP) Figure 46. Detail of Error (COMP) Voltage and PWM**

As the simulation plots show the difference between the start of the PWM ramp and the error voltage is around 100 mV or less, therefore generating specific challenges on applications requiring a narrow pulse operation:

- 1. Attention must be paid to layout to avoid noise imposed on the COMP and internal ramp to avoid spurious trips of the PWM comparator.
- 2. It is important to pick the right transistor for the application. If rise and fall times are comparable to the minimum on time, it is possible to have a jitter effect on the switching node.



The combined rise and fall time  $(t_r$  and  $t_f$  shown above) should meet the following:

$$
t_r + t_f < 0.1 \times t_{on(MIN)}
$$



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com 17-Nov-2013

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





TEXAS<br>INSTRUMENTS

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Nov-2013



\*All dimensions are nominal



## **MECHANICAL DATA**



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. А.
	- **B.** This drawing is subject to change without notice.
	- $C.$ QFN (Quad Flatpack No-Lead) Package configuration.
	- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
	- Ε. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
	- Falls within JEDEC MO-220. F.





## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



## RHD (S-PVQFN-N28)

PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES: All linear dimensions are in millimeters. A.

- This drawing is subject to change without notice. В.
- Publication IPC-7351 is recommended for alternate designs. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated