



## DP7130G 30A DC-DC Intelligent dPOL

Bel Power Solutions **DP7130G** is an intelligent, fully programmable stepdown point-of-load DC-DC converter integrating digital power conversion and intelligent power management.

It works with the DM7300 Series Digital Power Managers (DPM) which provides for synchronizing all system Power-On-Load regulators, for an elegant, flexible, low noise power system solution.

All key parameters, sequencing, tracking, fault protection, and compensation parameters of the DP7130G are programmable via Bel Power Solutions I<sup>2</sup>C based GUI. All settings can be changed by a user at any time during product development and service. Once programmed, the DPM remembers all settings and configures the DP7130G through a self-clocking single wire communication bus.

FLASH memory in the DPM allows changes to be made without the need to solder or rewire the regulator.

## **Key Features & Benefits**

- Input voltage range: 8 V–14 V
- Output voltage range: 0.7 V–3.6 V at 0 30 A
- Programmable dynamic output voltage positioning for better load transient response
- 500 KHz switching for high efficiency
- Flexible Fault Response features
- Multiple turn-on/off slew rates and delays
- Digital Filter Compensation
- Synchronous operation with other supplies
- Real time performance monitoring
- GUI based configuration for short development time
- Small footprint SMT package: 8 x 32 x15 mm
- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC 60950-1



## **1. ABSOLUTE MAXIMUM RATINGS**

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long term reliability, and cause permanent damage to the converter.

| PARAMETER  | CONDITIONS / DESCRIPTION              | MIN | MAX | UNITS |
|--|---------------------------------------|-----|-----|-------|
| Inductor or Printed Circuit Board<br>(PCB) Temperature | Input Voltage applied                 | -40 | 125 | °C    |
| Input Voltage  | 250 ms Transient                      |     | 15  | VDC   |
| Output Current   | (See Output Current De-rating Curves) | -24 | 30  | ADC   |

## 2. ELECTRICAL SPECIFICATIONS

Specifications apply at the input voltage from 8 V to 14 V, output load from 0 to 30 A, ambient temperature from -40°C to 85°C. Test conditions include an output filter with 5 x 470  $\mu$ F 12m $\Omega$  solid electrolytic, plus 2 x 22  $\mu$ F X7R ceramic output capacitors, unless otherwise noted.

## 2.1 INPUT SPECIFICATIONS

| PARAMETER                        | CONDITIONS / DESCRIPTION                           | MIN | NOM | MAX  | UNITS |
|----------------------------------|--|-----|-----|------|-------|
| Input Voltage (V <sub>IN</sub> ) |  | 8.0 |     | 14.0 | VDC   |
| Input Current (at no load)       | $V_{IN} = 14.0 \text{ V}, V_{OUT} = 3.3 \text{ V}$ |     | 132 |      | mADC  |
|                                  | Ramping Up   |     |     | 7.5  | VDC   |
| Undervoltage Lockout             | Ramping Down                                       | 5.0 |     | 5.0  | VDC   |

## 2.2 OUTPUT SPECIFICATIONS

| PARAMETER                                       | CONDITIONS / DESCRIPTION   | MIN              | NOM     | MAX     | UNITS  |
|---|--|------------------|---------|---------|--------|
| Output Voltage Range (Vout)                     | Vin = 8 to 14 VDC  | 0.7              |         | 5.5     | VDC    |
| Output Voltage Setpoint Resolution              | utput Voltage Setpoint Resolution 2.5 mV (1 L                                    |                  | (1 LSB) |         |        |
| Output Voltage Setpoint Accuracy                | 2 <sup>nd</sup> Vo Loop Enabled  |                  | ±(0.6%  | + 5 mV) |        |
| Output Current (Iout)                           | VIN MIN TO VIN MAX   | -11 <sup>1</sup> |         | 30      | ADC    |
| Line Regulation                                 | VIN MIN TO VIN MAX   |                  | ±0.3    |         | %Vout  |
| Load Regulation                                 | 0 to Iout max  |                  | ±0.2    |         | %Vout  |
| Dynamic Regulation                              | Slew rate $1A/\mu s$ , 50 -75% load step   |                  | 168     |         | mV     |
| Peak Deviation<br>Settling Time                 | $F_{SW}$ = 500 kHz to 10% of peak deviation<br>See Output Load Transient Section |                  | 60      |         | μs     |
|   | $V_{IN} = 8.0 \text{ V}, V_{OUT} = 0.7 \text{ V}$                                |                  | 10      |         | mV     |
|   | $V_{IN} = 8.0 \text{ V}, V_{OUT} = 2.5 \text{ V}$                                |                  | 20      |         | mV     |
| Output Voltage Peak-to-Peak<br>Ripple and Noise | $V_{IN} = 8.0 \text{ V}, V_{OUT} = 3.6 \text{ V}$                                |                  | 40      |         | mV     |
| Scope BW = 20 MHz<br>Full Load                  | $V_{IN} = 14 \text{ V}, V_{OUT} = 0.7 \text{ V}$                                 |                  | 18      |         | mV     |
|   | $V_{IN} = 14 \text{ V}, V_{OUT} = 2.5 \text{ V}$                                 |                  | 35      |         | mV     |
|   | $V_{IN}$ = 14 V, $V_{OUT}$ = 3.6 V   |                  | 50      |         | mV     |
| Temperature Coefficient                         | $V_{IN} = 12 \text{ V}, I_{OUT} = 0.5 \times I_{OUT MAX}$                        |                  | 20      |         | ppm/°C |
| Switching Frequency                             |  |                  | 500     |         | kHz    |
| Duty Orolo Limit                                | Default  |                  | 90.5    |         | %      |
| Duty Cycle Limit                                | Programmable, 1.56% steps  | 3.125            |         | 100     | %      |
|   |  |                  |         |         |        |

<sup>&</sup>lt;sup>1</sup> At negative (sink) output current (bus terminator mode) the efficiency of the DP7130 degrades resulting in increased internal power dissipation and switching noise. Therefore maximum allowable negative current under specific conditions is lower than the current determined from the derating curves shown in section 5.



## 2.3 PROTECTION SPECIFICATIONS

| PARAMETER                               | CONDITIONS / DESCRIPTION   | MIN                      | NOM            | MAX       | UNITS                 |
|---|--|--------------------------|----------------|-----------|-----------------------|
| Output Overcurrent Protection           |  |                          |                |           |                       |
| Type                                    | Default  | Non-La                   | tching, 130 m  | s period  |                       |
| Туре                                    | Programmable   | Latc                     | hing/Non-Lato  | ching     |                       |
| Threshold                               | Default  |                          | 132            |           | %IOUT                 |
| Theshold                                | Programmable in 11 steps   | 36                       |                | 132       | %IOUT                 |
| Threshold Accuracy                      |  | -20                      |                | +20       | %I <sub>OCP.SET</sub> |
| Output Overvoltage Protection           |  |                          |                |           |                       |
| Туре                                    | Default  | Non-La                   | tching, 130 m  | s period  |                       |
| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Programmable   | Latc                     | hing/Non-Lato  | ching     |                       |
| Threshold                               | Default  |                          | 130            |           | %V <sub>O.SET</sub>   |
|   | Programmable in 10% steps  | 110                      |                | 130       | %V <sub>O.SET</sub>   |
| Threshold Accuracy                      | Measured at $V_{O.SET} = 2.5 V$  | -2                       |                | 2         | %V <sub>OVP.SET</sub> |
| Delay                                   | From instant when threshold is exceeded until the<br>turn-off command is generated |                          | 6              |           | μs                    |
| Turn Off Behavior <sup>2</sup>          | Default  |                          | Emergency Of   |           |                       |
|   | Programmable to  | Critical                 | Off / Emerge   | ncy Off   |                       |
| Output Undervoltage Protection          |  |                          |                |           |                       |
| Туре                                    | Default  | Non-La                   | tching, 130 m  | s period  |                       |
| .);;;                                   | Programmable   | Latc                     | hing/Non-Lato  | ching     |                       |
| Threshold                               | Default  |                          | 75             |           | %Vo.set               |
|   | Programmable in 5% steps   | 75                       |                | 90        | %Vo.set               |
| Threshold Accuracy                      | Measured at $V_{0.SET} = 2.5 V$  | -2                       |                | 2         | %VUVP.SET             |
| Delay                                   | From instant when threshold is exceeded until the<br>turn-off command is generated |                          | 6              |           | μs                    |
| Turn Off BehaviorError! Bookmark        | Default  | Sequenced Off            |                |           |                       |
| not defined.                            | Programmable to  | Sequ                     | enced / Critic | al Off    |                       |
| Overtemperature Protection              |  |                          |                |           |                       |
| Туре                                    | Default  | Non-La                   | tching, 130 m  | s period  |                       |
| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Programmable   | Latc                     | hing/Non-Lato  | ching     |                       |
| Turn Off Threshold                      | Temperature is increasing  |                          | 120            |           | °C                    |
| Turn On Threshold                       | Temperature is decreasing after the module was<br>shut down by OTP <sup>3</sup>    |                          | 110            |           | °C                    |
| Threshold Accuracy                      |  | -5                       |                | 5         | °C                    |
| Delay                                   | From instant when threshold is exceeded until the<br>turn-off command is generated |                          | 6              |           | μs                    |
| Turn Off BehaviorError! Bookmark        | Default  | 9                        | Sequenced Of   | f         |                       |
| not defined.                            | Programmable to  | Sequenced / Critical Off |                |           |                       |
| Tracking Protection (when Enabled       | d)   |                          |                |           |                       |
| Туре                                    | Default  |                          | Disabled       |           |                       |
|   | Programmable   | Latching                 | /Non-Latching  | g, 130 ms |                       |
| Threshold                               | Enabled during output voltage ramping up   |                          |                | ±250      | mVDC                  |
| Threshold Accuracy                      |  | -50                      |                | 50        | mVDC                  |
| Delay                                   | From instant when threshold is exceeded until the<br>turn-off command is generated |                          | 6              |           | μs                    |
|   | 0  |                          |                |           |                       |

<sup>2</sup> Sequenced Off: The turn-off follows the turn-off delay and slew-rate settings; Critical Off: At turn-off both low and high switches are immediately disabled; Catastrophic Off: At turn-off the high side switch is disabled and the low side switch is enabled. <sup>3</sup> OTP clears when Overtemp Warning (Status Register TW bit) turns off.



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 49 8941

North America +1 866 513 2839

© 2022 Bel Power Solutions & Protection

| Overtemperature Warning    |   |   |             |     |                     |
|----------------------------|---|---|-------------|-----|---------------------|
| Threshold                  | Always enabled, reported in Status register (TW bit) <sup>4</sup> |   | 110         |     | °C                  |
| Threshold Accuracy         | From Nominal Set Point  | -5  |             | +5  | °C                  |
| Hysteresis                 |   |   | 1.7         |     | °C                  |
| Power Good Signal (PG pin) |   |   |             |     |                     |
| Logio                      | $V_{\mbox{\scriptsize OUT}}$ is inside the PG window              |   | High        |     |                     |
| Logic                      | $V_{\mbox{\scriptsize OUT}}$ is outside the PG window             |   | Low         |     |                     |
| Lower Threshold            | Default   |   | 90          |     | %V <sub>O.SET</sub> |
| Lower Threshold            | Programmable in 5% steps  | 90  |             | 95  | %V <sub>O.SET</sub> |
| Upper Threshold            | Default   |   | 110         |     | %V <sub>O.SET</sub> |
| Opper mieshold             | Programmable in 5% steps  | 105   |             | 110 | %V <sub>O.SET</sub> |
| Threshold Accuracy         | Measured at $V_{O.SET} = 2.5 V$                                   | -2  |             | 2   | %V <sub>O.SET</sub> |
| PG On Delay⁵               | Default   |   | 0           |     | ms                  |
| FG OII Delay               | Programmable at   | 0,  | 10, 50, 150 |     | 1115                |
| PG Off Delay               | Default   | PG disabled when $V_{OUT} \le V_{UV}$ threshold     |             |     |                     |
|                            | Programmable same as PG On Delay                                  | PG disabled at turn-off command<br>(Reset function) |             |     |                     |

## 2.4 FEATURE SPECIFICATIONS

| PARAMETER  | CONDITIONS / DESCRIPTION                          | MIN   | NOM       | MAX         | UNITS             |
|--|---|-------|-----------|-------------|-------------------|
| Current Share                                      |   |       |           |             |                   |
| Туре   |   |       | Active, S | Single Line |                   |
| Maximum Number of Modules<br>Connected in Parallel | l <sub>out</sub> ≥ 0                              |       |           | 4           |                   |
| Current Share Accuracy                             | I <sub>OUT MIN</sub> ≥ 20% x I <sub>OUT NOM</sub> |       |           | ±20         | %I <sub>ОUT</sub> |
| Interleave   |   |       |           |             |                   |
| Interleave (Phase Shift)                           | Default<br>Programmable in 22.5° steps            | 0     | 0         | 337.5       | Degree<br>Degree  |
| Sequencing6  |   |       |           |             |                   |
| Turn ON Delay                                      | Default<br>Programmable in 1ms steps              | 0     | 0         | 255         | ms<br>ms          |
| Turn OFF Delay                                     | Default<br>Programmable in 1ms steps              | 0     | 0         | 63          | ms<br>ms          |
| Tracking   |   |       |           |             |                   |
|  | Default   |       | 0.05      |             | V/ms              |
| Turn ON Slew Rate                                  | Programmable in 7 steps                           | 0.05  |           | 2.07        | V/ms              |
|  | Default   |       | -0.05     |             | V/ms              |
| Turn OFF Slew Rate                                 | Programmable in 7 steps                           | -0.05 |           | -2.08       | V/ms              |
| Optimal Voltage Positioning                        |   |       |           |             |                   |
|  | Default   |       | 0         |             | mV/A              |
| Load Regulation                                    | Programmable in 7 steps                           | 0     |           | 2.45        | mV/A              |
| Feedback Loop Compensation                         |   |       |           |             |                   |
| Proportional (Kr)                                  | Programmable                                      | 0.01  |           | 2           |                   |
| Integral (Ti)                                      | Programmable                                      | 1     |           | 100         | μs                |
| Differential (Td)                                  | Programmable                                      | 1     |           | 100         | μs                |
| Differential Roll-Off (Tv)                         | Programmable                                      | 1     |           | 100         | μs                |
|  |   |       |           |             |                   |

<sup>4</sup> Temp Warning error same sign and proportional with OTP error.

<sup>6</sup> Timing based on SD clock and subject to tolerances of SD.

<sup>&</sup>lt;sup>7</sup> Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment. The possible settings are: 0.05V/ms, 0.1V/ms, 0.2V/ms, 0.25V/ms, 0.5V/ms, 1.0V/ms and 2.0V/ms (plus and minus)



<sup>&</sup>lt;sup>5</sup> From instant when threshold is exceeded until status of PG signal changes high

| Monitoring                      |   |      |     |       |
|---------------------------------|---|------|-----|-------|
| Voltage Monitoring Accuracy     | 12 Bit Resolution over 0.55.5 V         | -0.5 | 0.5 | %     |
| Current Monitoring Accuracy     | 20% IOUT NOM < IOUT < IOUT NOM          | -20  | +20 | %Iouт |
| Temperature Monitoring Accuracy | Junction temperature of dPOL controller | -5   | +5  | °C    |
| Remote Voltage Sense (+VS and - | VS pins) <sup>8</sup>                   |      |     |       |
| Voltage Drop Compensation       | Between +VS and VOUT                    |      | 300 | mV    |
| Voltage Drop Compensation       | Between -VS and PGND                    |      | 100 | mV    |

## 2.5 SIGNAL SPECIFICATIONS

| Logic In Max         Pull Up Logic max sale input         VDD+.5         V           STNC/DATA Line (SD pin)         5         5         0.3 x VDD         V           VIIsd         LOW level input voltage         -0.5         0.3 x VDD         V           VIIsd         HiGH level input voltage         0.75 x VDD         VDD + 0.5         V           ViysL_sd         Hystersis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           Vol.         LOW level sink current @ 0.5V         16         60         mA           Tr_sd         Maximum allowed rise time 10/90%VDD         300         ns           Choode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.25         ND         % of clock cycle           Tsynq         Sync pulse duration         22         28         % of clock cycle           Tsynq         Sync pulse duration         72         78         % of clock cycle           ADDRO:ADDR4         LOW level input voltage         -0.5         NDD         0.25           VIL_ADDR         LOW level input voltage         0.25         NDD         0.25           Nup_pOK         Pull-up current sourc  | PARAMETER                  | CONDITIONS/DESCRIPTION                     | MIN        | NOM | MAX        | UNITS |
|--|----------------------------|--|------------|-----|------------|-------|
| SYNC/DATA Line (SD pin)         Number of the second | VDD                        | Internal supply voltage                    | 3.15       | 3.3 | 3.45       | V     |
| Vil_sdLOW level input voltage-0.50.3 x VDDVVil_sdHIGH level input voltage0.75 x VDDVDD + 0.5VVhyst_sdHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVVolLOW level sink current @ 0.5V1660mATr_sdMaximum allowed rise time 10/90%VDD300nsChode_sdAdded node capacitance50.75mAIpu_sdPull-up current source at Vsd=0V0.250.75MAFreq_sdClock frequency of external SD line475525kHzTsynqSync pulse duration2228% of clock cycleToData=0 pulse duration7278% of clock cycleADDRADDRHLOW level input voltage-0.5NDD + 0.5VDVIL_ADDRLOW level input voltage-0.5xVDDVPD and OK Inputs/OutputsHIGH level input voltage0.3 x VDDVVIL_ADDRPull-up current source input forced low PG30100µAIup_OKPull-up current source input forced low PG300.3 x VDDVVIL_xHIGH level input voltage0.7 x VDD0.3 x VDDVVIL_SCLOW level input voltage0.1 x VDD0.3 x VDDVVIL_SCPull-up current source at VCS = 0V0.4 x VDDVDVVIL_SCPull-up current source at VCS = 0V0.842.5mAVIL_SCHIGH level input voltage0.7 x VDDVD+0.5V   | Logic In Max               | Pull Up Logic max safe input               |            |     | VDD+.5     | V     |
| Vil_sd         HIGH level input voltage         0.75 x VDD         VDD + 0.5         V           Vhyst_sd         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           VoL         LOW level sink current @ 0.5V         16         60         mA           Tr_sd         Maximum allowed rise time 10/90%VDD         5         10         pF           Chode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.25         0.75         mA           Freq.sd         Clock frequency of external SD line         475         525         KHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           To         Data=0 pulse duration         72         78         % of clock cycle           ADDR0:ADDR4         LOW level input voltage         -0.5         0.3 x VDD         V           VII_ADDR         LOW level input voltage         -0.5         0.3 x VDD         V           PGB and OK Inputs/Outputs         HIGH level input voltage         -0.5         0.3 x VDD         V           VII_ADDR         Pull-up current source input forced low PG         30.3 x VDD         V         V   | SYNC/DATA Line (SD pin)    |  |            |     |            |       |
| Nyst_sdHysteresis of input Schmitt trigger $0.25 \times VDD$ $0.45 \times VDD$ VVolLOW level sink current @ 0.5V1660mATr_sdMaximum allowed rise time 10/90%VDD300nsCnode_sdAdded node capacitance510pFlpu_sdPull-up current source at Vsd=0V0.250.75mAFreq_sdClock frequency of external SD line475525kHzTsynqSync pulse duration2228% of clock cycleToData=0 pulse duration7278% of clock cycleADDRCADDRAV160.3 x VDDVVIL_ADDRLOW level input voltage-0.5NDD+0.5VRup_ADDRxInternal pull-up resistor614KQPGD and OK Inputs/OutputsUPU current source input forced low PG30.3 x VDDVVIL_xLOW level input voltage0.5 x VDD0.3 x VDDVVIL_SALOW level input voltage0.5 x VDD0.3 x VDDVVUL_SALOW level input voltage0.75 x VDD0.3 x VDDVVIL_SAHGH level input voltage0.75 x VDDVVVIL_SAHGH level input voltage0.75 x VDD0.3 x VDDVVIL_SAHGH level input voltage0.75 x VDD0.3 x VDDVVIL_SAHGH level input voltage0.75 x VDD0.3 x VDDVVIL_SALOW level input voltage0.55 x VDD0.3 x VDDVVIL_SALOW level input volta  | ViL_sd                     | LOW level input voltage                    | -0.5       |     | 0.3 x VDD  | V     |
| Vol.         LOW level sink current @ 0.5V         16         60         mA           Tr_sd         Maximum allowed rise time 10/90%VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd=0V         0.25         0.75         mA           Freq_sd         Clock frequency of external SD line         475         525         KHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           TO         Data=0 pulse duration         72         78         % of clock cycle           ADDRA         LOW level input voltage         -0.5         0.3 x VDD         VC           VIL_ADDR         LOW level input voltage         -0.5         0.3 x VDD         VC           NP_ADDRX         Internal pull-up current source input forced low PG         0.25         VDC         VC           NUp_PG         Pull-up current source input forced low PG         0.3 x VDD         VC         VI           NUp_CX         LOW level input voltage         -0.5         0.3 x VDD         VC           VIL_X         LOW level input voltage         0.1 x VDD         0.3 x VDD         VC           VIL_X <td>ViH_sd</td> <td>HIGH level input voltage</td> <td>0.75 x VDD</td> <td></td> <td>VDD + 0.5</td> <td>V</td>   | ViH_sd                     | HIGH level input voltage                   | 0.75 x VDD |     | VDD + 0.5  | V     |
| Tr_sdMaximum allowed rise time 10/90%VDD300nsCnode_sdAdded node capacitance510pFIpu_sdPull-up current source at Vsd=0V0.250.75mAFreq_sdClock frequency of external SD line475525kHzTsynqSync pulse duration2228% of clockTOData=0 pulse duration7278% of clockADDROADDRA7278% of clock% of clockADDROADDRA10014KQ% of clockVIL_ADDRLOW level input voltage-0.50.3 x VDDVNIL_ADDRInternal pull-up resistor614KQPGD and OK Inputs/OutputsInternal pull-up resistor30100µANup_CSVull-y current source input forced low PG30100µANup_CKPull-up current source input forced low PG3.3 x VDDVVViL_xLOW level input voltage-0.50.3 x VDDVViL_XUOW level input voltage0.7 x VDDVDP+0.5VVil_LXUNE level input voltage0.1 x VDD.3 x VDDVVil_CSVul level input voltage0.5.3 x VDDVVil_CSVul level input voltage0.5.3 x VDDVVil_CSVul level input voltage0.5.3 x VDDVVil_CSVul level input voltage0.5 x VDD.3 x VDDVVil_CSVul level input voltage0.75 x VDD.045 x VDV<   | Vhyst_sd                   | Hysteresis of input Schmitt trigger        | 0.25 x VDD |     | 0.45 x VDD | V     |
| Chode_sid         Added node capacitance         5         10         pF           tipu_sid         Pull-up current source at Vsd=0V         0.25         0.75         mA           Freq_sid         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           TO         Data=0 pulse duration         72         78         % of clock cycle           ADDR0ADDR4         VIL_ADDR         LOW level input voltage         -0.5         0.3 x VDD         V           VIL_ADDR         LOW level input voltage         0.5 x VDD-         0.25         VDD+0.5         V           PGD and OK Inputs/Outputs         HIGH level input voltage         0.5 x VDD -         0.25         VDD+0.5         V           Itup_PG         Pull-up current source input forced low PG         30         100         µA           Itup_PG         Pull-up current source input forced low OK         85         250         µA           VIL_x         LOW level input voltage         -0.5         0.3 x VDD         V           VIL_x         LOW level input voltage         0.1 x VDD         0.3 x VDD         V           Vil_x         HIGH level input voltage  | VoL                        | LOW level sink current @ 0.5V              | 16         |     | 60         | mA    |
| μ         d         0.25         0.75         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           TO         Data=0 pulse duration         72         78         % of clock cycle           ADDRADDR4         VII         LOW level input voltage         -0.5         0.3 x VDD         V           VII_ADDR         LOW level input voltage         -0.5         XDD+0.5         V           Rup_ADDRx         Internal pull-up resistor         6         14         KQ           PD and OK Inputs/Outputs         Pull-up current source input forced low PG         30         100         µA           Iup_OG         Pull-up current source input forced low PG         30         100         µA           Iup_OK         Pull-up current source input forced low PG         30         100         µA           Iup_OK         Pull-up current source input forced low PG         30         100         µA           Iup_OK         Pull-up current source input forced low PG         30         100         µA           Iup_OK         Pull-up current source input forced low PG         30         X VDD  | Tr_sd                      | Maximum allowed rise time 10/90%VDD        |            |     | 300        | ns    |
| Freq_sdClock frequency of external SD line475525kHzFreq_sdSync pulse duration2228% of clock cycleT0Data=0 pulse duration7278% of clock cycleADDCADDR4V7278% of clock cycleADDRAU0.5 x VDD78% of clock cycleADDRALOW level input voltage-0.50.3 x VDDVVIL_ADDRLOW level input voltage0.5 x VDD0.25VDD+0.5VRup_ADDRxInternal pull-up resistor614KQPGD and OK Inputs/OutputsPull-up current source input forced low PG30100µAIup_OKPull-up current source input forced low PG30100VViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVil_xHIGH level input schmitt trigger0.1 x VDD0.3 x VDDVVil_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViL_CSHIGH level input voltage0.75 x VDDVDD+0.5VViL_SLOW level input voltage0.75 x VDDVDD+0.5VViL_CSHIGH level input voltage0.75 x VDDVDD+0.5VViL_SLOW level input voltage0.75 x VDDVDD+0.5VViL_SLOW level input voltage0.75 x VDDVDD+0.5VViL_S<   | Cnode_sd                   | Added node capacitance                     |            | 5   | 10         | pF    |
| Tsynq         Sync pulse duration         22         28         % of clock cycle cycle cycle cycle for cycle cycle for cycle cycle for c                           | lpu_sd                     | Pull-up current source at Vsd=0V           | 0.25       |     | 0.75       | mA    |
| TaynqSync pulse duration $22$ $28$ $\frac{1}{cycle}$ T0Data=0 pulse duration $72$ $78$ $\frac{1}{cycle}$ ADDR0:ADDR4ViL_ADDRLOW level input voltage $-0.5$ $0.3 \times VDD$ $V$ VIH_ADDRInternal pull-up resistor $6$ $14$ $K\Omega$ Rup_ADDR3Internal pull-up resistor $6$ $14$ $K\Omega$ PGD and OK Inputs/Outputs $6$ $100$ $\mu$ AIup_PGPull-up current source input forced low PG $30$ $100$ $\mu$ AIup_DKPull-up current source input forced low OK $85$ $250$ $\mu$ AViL_xLOW level input voltage $-0.5$ $0.3 \times VDD$ $V$ ViL_xHIGH level input voltage $0.7 \times VDD$ $0.3 \times VDD$ $V$ Vil_xHIGH level input voltage $0.1 \times VDD$ $0.3 \times VDD$ $V$ Volt_sLOW level sink current at $0.5V$ $2$ mACurrent Share Bus (CS pin)Vull-up current source at VCS = 0V $0.84$ $2.5$ mAVil_CSLOW level input voltage $-0.5$ $0.3 \times VDD$ $V$ Vil_CSHIGH level input voltage $0.75 \times VDD$ $VDD+0.5$ $V$ Vil_CSHIGH level input voltage $0.25 \times VDD$ $VDD+0.5$ $V$ Vil_CSHigh level input voltage $0.25 \times VDD$ $VDD+0.5$ $V$ Vil_CSHigh level input voltage $0.25 \times VDD$ $VDD+0.5$ $V$ Vil_CSHigh level input voltage $0.25 \times VDD$ $0.45 \times VDD$ $V$ Vil_CS <td>Freq_sd</td> <td>Clock frequency of external SD line</td> <td>475</td> <td></td> <td>525</td> <td>kHz</td>   | Freq_sd                    | Clock frequency of external SD line        | 475        |     | 525        | kHz   |
| To         Data=0 pulse duration         72         78         cycle           ADDRC:ADDR4           ViL_ADDR         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_ADDR         HIGH level input voltage         0.5 x VDD-<br>0.25         VDD+0.5         V           Rup_ADDRx         Internal pull-up resistor         6         14         KΩ           PGD and OK Inputs/Outputs         Pull-up current source input forced low PG         30         100         µA           Iup_PG         Pull-up current source input forced low OK         85         250         µA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         VI           ViL_x         LOW level input voltage         0.7 x VDD         0.3 x VDD         V           ViL_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Volt_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Volt_S         Qurrent source at VCS = 0V         0.84         2.5         mA           Current Share Bus (CS pin)         Pull-up current source at VCS = 0V         0.84         2.5         mA           VIL_CS         Ull evel input voltage         0.75   | Tsynq                      | Sync pulse duration                        | 22         |     | 28         | cycle |
| ADDR0: ADDR4           ViL_ADDR         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_ADDR         HIGH level input voltage         0.5 x VDD-<br>0.25         VDD+0.5         V           Rup_ADDRx         Internal pull-up resistor         6         14         KΩ           PGD and OK Inputs/Outputs          100         µA           Iulp_PG         Pull-up current source input forced low PG         30         100         µA           Iulp_OK         Pull-up current source input forced low OK         85         250         µA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_x         LOW level input voltage         0.1 x VDD         0.3 x VDD         V           ViL_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Volt_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           IoL         LOW level sink current at 0.5V         2         mA            ViL_SS         Pull-up current source at VCS = 0V         0.84         2.5         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V   | ТО                         | Data=0 pulse duration                      | 72         |     | 78         |       |
| ViH_ADDRHIGH level input voltage0.5 x VDD -<br>0.25VDD+0.5VRup_ADDRxInternal pull-up resistor614KΩPGD and OK Inputs/OutputsPGD and OK Inputs/OutputsJup_PGPull-up current source input forced low PG30100µAlup_OKPull-up current source input forced low OK85250µAViL_xLOW level input voltage-0.50.3 x VDDVViH_XHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)Full-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViL_CSHIGH level input voltage0.75 x VDDVDD+0.5VViL_CSHIGH level input voltage0.75 x VDDVDD+0.5VViH_CSHIGH level input Schmitt trigger0.25 x VDD0.45 x VDDVVing CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVVing CSLOW level sink current at 0.5V16mA   | ADDR0:ADDR4                |  |            |     |            | .,    |
| WH ADDR         High level input voltage         0.25         VD40.5         V           Rup_ADDRx         Internal pull-up resistor         6         14         KΩ           PGD and OK Inputs/Outputs         V         V         V         V           Iup_PG         Pull-up current source input forced low PG         30         100         µA           Iup_OK         Pull-up current source input forced low OK         85         250         µA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_x         LOW level input voltage         0.7 x VDD         VDD+0.5         V           Vih_x         High level input voltage         0.1 x VDD         0.3 x VDD         V           IoL         LOW level sink current at 0.5V         2         mA           Iup_CS         Pull-up current source at VCS = 0V         0.84         2.5         mA           ViL_CS         LOW level input voltage         -0.5         0.3 x VDD         V           ViH_CS         High level input voltage         0.75 x VDD         VDD+0.5         V           ViH_CS         High level input voltage         0.75 x VDD         VDD+0.5         V           ViH_CS         High level input vol   | ViL_ADDR                   | LOW level input voltage                    | -0.5       |     | 0.3 x VDD  | V     |
| PGD and OK Inputs/OutputsIlup_PGPull-up current source input forced low PG30100μAIlup_OKPull-up current source input forced low OK85250μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)ViL_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VViH_CSHIGH level input voltage0.25 x VDDVDD+0.5VVolt_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVVolt_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDV   | ViH_ADDR                   | HIGH level input voltage                   |            |     | VDD+0.5    | V     |
| Iup_PGPull-up current source input forced low PG30100μAIup_OKPull-up current source input forced low OK85250μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)Pull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVih_CSHigH level input voltage0.75 x VDDVDD+0.5VVih_CSHigH level input voltage0.75 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA  | Rup_ADDRx                  | Internal pull-up resistor                  | 6          |     | 14         | KΩ    |
| Iup_OKPull-up current source input forced low OK85250μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)ViL_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA  | PGD and OK Inputs/Outputs  |  |            |     |            |       |
| ViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA   | lup_PG                     | Pull-up current source input forced low PG | 30         |     | 100        | μΑ    |
| ViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA   | lup_OK                     | Pull-up current source input forced low OK | 85         |     | 250        | μA    |
| Whyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA   | ViL_x                      | LOW level input voltage                    | -0.5       |     | 0.3 x VDD  | V     |
| IoLLOW level sink current at 0.5V2mACurrent Share Bus (CS pin)Uup_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA  | ViH_x                      | HIGH level input voltage                   | 0.7 x VDD  |     | VDD+0.5    | V     |
| Current Share Bus (CS pin)         lup_CS       Pull-up current source at VCS = 0V       0.84       2.5       mA         ViL_CS       LOW level input voltage       -0.5       0.3 x VDD       V         ViH_CS       HIGH level input voltage       0.75 x VDD       VDD+0.5       V         Vhyst_CS       Hysteresis of input Schmitt trigger       0.25 x VDD       0.45 x VDD       V         IoL       LOW level sink current at 0.5V       16       mA  | Vhyst_x                    | Hysteresis of input Schmitt trigger        | 0.1 x VDD  |     | 0.3 x VDD  | V     |
| Iup_CSPull-up current source at VCS = 0V0.842.5mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA  | loL                        | LOW level sink current at 0.5V             | 2          |     |            | mA    |
| ViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA   | Current Share Bus (CS pin) |  |            |     |            |       |
| ViH_CSHIGH level input voltage0.75 x VDDVD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA   | lup_CS                     | Pull-up current source at VCS = 0V         | 0.84       |     | 2.5        | mA    |
| Vhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V16mA  | ViL_CS                     | LOW level input voltage                    | -0.5       |     | 0.3 x VDD  | V     |
| IoL LOW level sink current at 0.5V 16 mA   | ViH_CS                     | HIGH level input voltage                   | 0.75 x VDD |     | VDD+0.5    | V     |
|  | Vhyst_CS                   | Hysteresis of input Schmitt trigger        | 0.25 x VDD |     | 0.45 x VDD | V     |
| Tr_CS Maximum allowed rise time 10/90% VDD 100 ns  | loL                        | LOW level sink current at 0.5V             | 16         |     |            | mA    |
|  | Tr_CS                      | Maximum allowed rise time 10/90% VDD       |            |     | 100        | ns    |

<sup>8</sup> For remote sense, it is recommended to place a 0.01-0.1μF ceramic capacitor between +VS and –VS pins as close to the dPOL converter as possible.



**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 49 8941 North America +1 866 513 2839

BCD.00260\_AB2

© 2022 Bel Power Solutions & Protection

## 3. PIN ASSIGNMENTS AND DESCRIPTIONS

| PIN NAME | PIN<br>NUMBER | PIN TYPE | BUFFER<br>TYPE | PIN DESCRIPTION        | NOTES   |
|----------|---------------|----------|----------------|------------------------|---|
| VIN      | 1             | Р        |                | Input Voltage          | Connected internally to VIN Pin 25  |
| DNC      | 2             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 3             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 4             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 5             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 6             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 7             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 8             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 9             |          |                | Do Not Connect         | Leave floating  |
| DNC      | 10            |          |                | Optional No Connect    | Leave Floating or Connect to PGND   |
| ОК       | 11            | I/O      | PU             | Fault/Status Condition | Connect to OK pin of the DPM and any other dPOLs of the same group.                           |
| SD       | 12            | I/O      | PU             | Sync/Data Line         | Connect to SD pin of DPMand all other DPols   |
| PG       | 13            | I/O      | PU             | Power Good             | Pin state reflected in Status Register.   |
| DNC      | 14            |          |                | Do Not Connect         | Leave floating  |
| CS       | 15            | I/O      | PU             | Current Share          | Connect to CS pins of other dPOLs connected in parallel. Leave floating if not on shared bus. |
| ADDR4    | 16            | I        | PU             | dPOL Address Bit 4     | Tie to PGND for 0 or leave floating for 1   |
| ADDR3    | 17            | I        | PU             | dPOL Address Bit 3     | Tie to PGND for 0 or leave floating for 1   |
| ADDR2    | 18            | I        | PU             | dPOL Address Bit 2     | Tie to PGND for 0 or leave floating for 1   |
| ADDR1    | 19            | I        | PU             | dPOL Address Bit 1     | Tie to PGND for 0 or leave floating for 1   |
| ADDR0    | 20            | I        | PU             | dPOL Address Bit 0     | Tie to PGND for 0 or leave floating for 1   |
| -VS      | 21            | I        | PU             | Negative Voltage Sense | Connect to the negative point close to the desired sensing point or PGND                      |
| +VS      | 22            | I        | PU             | Positive Voltage Sense | Connect to the positive point close to the desired sensing point or VOUT                      |
| VOUT     | 23            | Р        |                | Output Voltage         |   |
| PGND     | 24            | Р        |                | Power Ground           |   |
| VIN      | 25            | Р        |                | Input Voltage          |   |
|          |               |          |                |                        |   |

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU= pulled up to internal 3.3V bus



## 4. TYPICAL PERFORMANCE CHARACTERISTICS

## 4.1 THERMAL DERATING AT TC ≤ 125°C FOR VOUT = 3.3 V

Figure 1: Available output current vs. ambient air temperature and airflow rates for converter DP7130G mounted horizontally with air flowing from pin 1 to pin 22, MOSFET temperature ≤ 125 °C, Vin = 12 V.





Figure 2: Available output power vs. ambient air temperature and airflow rates for converter DP7130G mounted horizontally with air flowing from pin 1 to pin 22, MOSFET temperature ≤ 125 °C, Vin = 12 V.



### 4.2 THERMAL DERATING AT TC ≤ 125°C FOR VOUT = 1.2 V

Figure 3: Available output current vs. ambient air temperature and airflow rates for converter DP7130G mounted horizontally with air flowing from pin 1 to pin 22, MOSFET temperature ≤125°C, Vin=12V.





Figure 4: Available output power vs. ambient air temperature and airflow rates for converter DP7130G mounted horizontally with air flowing from pin 1 to pin 22, MOSFET temperature ≤125°C, Vin=12V.





Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

BCD.00260\_AB2

## 4.3 EFFICIENCY AT 25°C

Figure 5: Efficiency vs. load current and output voltage for converter DP7130G at 8V in, Ta = 25 °C.





Figure 7: Efficiency vs. Output voltage for converter DP7130, with 30A load, input voltage at 8, 12 and 14V, at Ta = 25 °C.



### 4.4 POWER DISSIPATION AT 25°C





Figure 9: Power dissipation vs. load for converter DP7130, with Vin = 12 Ta = 25 °C.

Figure 6: Efficiency vs. load current and input voltage for converter





8

## 5. PROGRAMMABLE FEATURES

Performance parameters of DP7130G dPOL converters are programmed by the system DPM over a self-clocking single wire bus as need. Each parameter is stored in FLASH memory in the DPM and loaded into volatile memory registers in the dPOL control chip detailed in Table 1. Setup registers 00h through 14h are programmed at the system power-up. When the input voltage is removed, the dPOL controller's default values are restored.

| CONFIGURATION REGISTERS |  |         |  |  |  |  |
|-------------------------|--|---------|--|--|--|--|
| Name                    | Register                                   | Address |  |  |  |  |
| PC1                     | Protection Configuration 1                 | 0x00    |  |  |  |  |
| PC2                     | Protection Configuration 2                 | 0x01    |  |  |  |  |
| PC3                     | Protection Configuration 3                 | 0x02    |  |  |  |  |
| TC                      | Tracking Configuration                     | 0x03    |  |  |  |  |
| INT                     | Interleave and Frequency Configuration     | 0x04    |  |  |  |  |
| DON                     | Turn-On Delay                              | 0x05    |  |  |  |  |
| DOF                     | Turn-Off Delay                             | 0x06    |  |  |  |  |
| VLC                     | Voltage Loop Configuration                 | 0x07    |  |  |  |  |
| CLS                     | Current Limit Set-point                    | 0x08    |  |  |  |  |
| DCL                     | Duty Cycle Limit                           | 0x09    |  |  |  |  |
| PC4                     | Protection Configuration 4                 | 0x0A    |  |  |  |  |
| V1H                     | Output Voltage Setpoint 1 (Low Byte)       | 0x0B    |  |  |  |  |
| V1L                     | Output Voltage Setpoint 1 (High Byte)      | 0x0C    |  |  |  |  |
| V2H                     | Output Voltage Setpoint 2 (Low Byte)       | 0x0D    |  |  |  |  |
| V2L                     | Output Voltage Setpoint 2 (High Byte)      | 0x0E    |  |  |  |  |
| V3H                     | Output Voltage Setpoint 3 (Low Byte)       | 0x0F    |  |  |  |  |
| V3L                     | Output Voltage Setpoint 3 (High Byte)      | 0x10    |  |  |  |  |
| CP                      | Controller Proportional Coefficient        | 0x11    |  |  |  |  |
| CI                      | Controller Integral Coefficient            | 0x12    |  |  |  |  |
| CD                      | Controller Derivative Coefficient          | 0x13    |  |  |  |  |
| B1                      | Controller Derivative Roll-Off Coefficient | 0x14    |  |  |  |  |
| STATUS RE               | EGISTERS                                   |         |  |  |  |  |
| Name                    | Register                                   | Address |  |  |  |  |
| RUN                     | Run enable / status                        | 0x15    |  |  |  |  |
| ST                      | Status                                     | 0x16    |  |  |  |  |
| MONITORI                | NG REGISTERS                               |         |  |  |  |  |
| Name                    | Register                                   | Address |  |  |  |  |
| VOH                     | Output Voltage High Byte (Monitoring)      | 0x17    |  |  |  |  |
| VOL                     | Output Voltage Low Byte (Monitoring)       | 0x27    |  |  |  |  |
| IO                      | Output Current (Monitoring)                | 0x18    |  |  |  |  |
| TMP                     | Temperature (Monitoring)                   | 0x19    |  |  |  |  |

#### Table 1. DP7130G Memory Registers

DP7130G converters can be programmed using the Graphical User Interface or directly via the I<sup>2</sup>C bus by using high and low level commands as described in the "DPM Programming Manual".


DP7130G parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the dPOL output is turned off.





### 5.1 OUTPUT VOLTAGE

The output voltage can be programmed in the GUI Output Configuration window shown in the Figure 10 or directly via the I<sup>2</sup>C bus by writing into the VOS register shown in Figure 11.





Note that the GUI shows the effect of setting PG, OV and UV limits as both values and graphical limit bars. Vertical hashed lines are error bars for the Overcurrent (OC) limit.

#### 5.1.1 Output Voltage Setpoint

The output voltage programming range is from 0.7 V to 3.6 V. The resolution is constant across the range and is 2.5 mV. A Total of 3 registers are provided: one should be used for the normal setpoint voltage; the other two can be used to define a low/high margining voltage setpoint. Note that each register is 16bit wide and that the high byte needs always to be written / read first. The writing of the low byte triggers the refresh of the whole 16bit register (the high byte is written to a shadow register). Changes to VOS can be made while the output is enabled.

Unlike other configuration registers, the dPOL controller's VOS registers are dynamic. Changes to VOS values can be made while the output is enabled over the I<sup>2</sup>C bus through register bypass commands and the dPOL will change its output immediately.

| VOS: Output Voltage Set-Point<br>Address: 0x0B 0x10             |                              |      |      |      |                              |  |  |  |
|---|------------------------------|------|------|------|------------------------------|--|--|--|
|   | Coefficient                  |      | Addr | Bits | Default                      |  |  |  |
| V1H   | First Vo Setpoint High B     | 0x0B | 8    |      |                              |  |  |  |
| V1L   | First Vo Setpoint Low Byte   |      | 0x0C | 8    |                              |  |  |  |
| V2H   | Second Vo Setpoint High Byte |      | 0x0D | 8    |                              |  |  |  |
| V2L   | Second Vo Setpoint Low       | Byte | 0x0E | 8    |                              |  |  |  |
| V3H   | Third Vo Setpoint High E     | Byte | 0x0F | 8    |                              |  |  |  |
| V3L   | Third Vo Setpoint Low Byte   |      | 0x10 | 8    |                              |  |  |  |
| Mapping:<br>- 12 bit data word, left aligned<br>- 1LSB = 2.5 mV |                              |      |      |      | d writeable<br>gh byte first |  |  |  |



### 5.1.2 Output Voltage Margining

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the dPOL Configuration window or directly via the I<sup>2</sup>C bus using high level commands as described in the "DM7300 Digital Power Manager Programming Manual".

In order to properly margin dPOLs that are connected in parallel, the dPOLs must be members of one of the Parallel Buses. Refer to the GUI System Configuration Window shown in Figure 50.

#### 5.1.3 Output Load Regulation Control

When Load Regulation is programmed to be non-zero, the output voltage will decrease as the output current increases, so the VI characteristic will have a negative slope at the point of regulation. This can be programmed in the GUI Output Configuration window shown in Figure 10 or directly via the I<sup>2</sup>C bus. In the DP7007 Load Regulation can be set to one of eight values: 0, 0.25, 0.49, 0.74, 0.98, 1.23, 1.47, or 1.72 mv/A.






Figure 12. Concept of Optimal Voltage Positioning

Figure 13 shows a DP7130G dPOL with 0 mv/A (load current) regulation. Alternating high and low output load currents causes large transients in Vout to appear with each change.





### 5.2 SEQUENCING AND TRACKING

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the GUI dPOL Sequencing/Tracking window shown in Figure 15 or directly via the I<sup>2</sup>C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 16, Figure 18 and Figure 19.



 Asia-Pacific
 Europe, Middle East
 North America

 +86 755 298 85888
 +353 61 49 8941
 +1 866 513 2839




Figure 15. Sequencing/Tracking Window

#### 5.2.1 Turn-On Delay


Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.


|                         | F                  | -igure 16. I | um-On De | elay Regis | ter DON |       |       |
|-------------------------|--------------------|--------------|----------|------------|---------|-------|-------|
| DON: Turr<br>Address: ( | n-On Delay<br>0x05 | Configurati  | ion      |            |         |       |       |
| R/W-0                   | R/W-0              | R/W-0        | R/W-0    | R/W-0      | R/W-0   | R/W-0 | R/W-0 |
| DON7                    | DON6               | DON5         | DON4     | DON3       | DON2    | DON1  | DON0  |
| Bit 7                   |                    |              |          |            |         |       | Bit 0 |
| Bit 7:0                 |                    |              | ,        | S          |         |       |       |

Figure 16. Turn-On Delay Register DON

#### 5.2.2 Turn-Off Delay

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 17.







As it can be seen from the figure, the internally calculated delay  $T_D$  is determined by the equation below.

$$T_D = T_{DF} - \frac{V_{OUT}}{dV_F},$$

For proper operation  $T_D$  shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.

If the falling slew rate control is not utilized, the turn-off delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

|                    |  | i igui o i o                                  |  |       | 3     |       |       |
|--------------------|--|---|--|-------|-------|-------|-------|
| DOF: Tu<br>Address | ırn-Off De<br>s: 0x06                  | lay Config                                    | guration                               |       |       |       |       |
| U                  | U                                      | R/W-0   | R/W-0                                  | R/W-1 | R/W-0 | R/W-1 | R/W-1 |
|                    |  | DOF5  | DOF4                                   | DOF3  | DOF2  | DOF1  | DOF0  |
| Bit 7              |  |   |  |       |       |       | Bit 0 |
| Bit 7:6<br>Bit 5:0 | <b>DOF[5:0</b><br>0x00 = 0<br>0x01 = 0 | <b>)]</b> : Turn-C<br>)ms<br>1ms<br>11ms (dei | ा read as 'i<br>off delay in<br>fault) |       |       |       |       |

### Figure 18. Turn-Off Delay Register DOF

### 5.3 TURN-ON/OFF CONTROL

Once delays are accounted for, turn on characteristics are simply a function of slew rates, which are selectable.

#### 5.3.1 Rising and Falling Slew Rates

Output voltage ramp up (and down) control is accomplished by programming the rising and falling slew rates of the output voltage, supported in the GUI as shown in Figure 15 which is implemented through writing data to the TC register, Figure 19.

To achieve programmed slew rates, the output voltage is being changed in 10mV steps where duration of each step determines the slew rate. For example, ramping up the 1.0V output with a slew rate of 0.5V/ms will require 100 steps with duration of  $20\mu$ s each.

Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM (500KHZ). Since all dPOLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be seen in Figure 20 and Figure 25.

During the turn on process, a dPOL not only delivers current required by the load (I<sub>LOAD</sub>), but also charges the load capacitance. The charging current can be determined from the equation below:

$$I_{CHG} = C_{LOAD} \times \frac{dV_{R}}{dt}$$

Where,  $C_{LOAD}$  is load capacitance,  $dV_{R}/dt$  is rising voltage slew rate, and  $I_{CHG}$  is charging current.



© 2022 Bel Power Solutions & Protection

BCD.00260\_AB2

| U       | R/W-0  | R/W-0                                      | R/W-1               | R/W-1       | R/W-1      | R/W-0 | R/W-0 |
|---------|--|--|---------------------|-------------|------------|-------|-------|
|         | R2   | R1   | R0                  | SC          | F2         | F1    | F0    |
| Bit 7   |  |  |                     |             |            |       | Bit 0 |
| Bit 7   | Unimple  | mented:                                    | read as '0          | ,           |            |       |       |
| Bit 6:4 | 0 = 0.05<br>1 = 0.1 V<br>2 = 0.2 V             | //ms (defa<br>//ms<br>V/ms<br>//ms<br>//ms | ault when           | in bus teri | minator m  | ode)  |       |
| Bit 3   | 0 = disal                                      |  | rate contro<br>ılt) | l           |            |       |       |
| Bit 2:0 | 0 = -0.05<br>1 = -0.1<br>2 = -0.2<br>3 = -0.25 | V/ms<br>V/ms<br>5 V/ms (def<br>V/ms (def   | efault wher         | n in bus te | rminator n | node) |       |

Figure 19. Tracking Configuration Register TC

When selecting the rising slew rate, a user needs to ensure that


$$I_{LOAD} + I_{CHG} < I_{OCP}$$

Where  $I_{OCP}$  is the overcurrent protection threshold of the DP7130. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this,  $dV_{P}/dt$  and the overcurrent protection threshold should be programmed to meet the condition above.

### 5.3.2 Delay and Slew Rate Combination


a bel aroup

The effect of setting slew rates and turn on/off delays is illustrated in the following sets of figures.



14





#### 5.3.3 Pre-Bias

The d-pwer<sup>®</sup> controller in the dPOL holds off turn on its output until the desired ramp up point crosses the pre-bias point, as seen in Figure 24.





Figure 24 was captured with an actual system where a diode was added to pre-bias a 1.5V bus from a 1.85V bus in order to simulate the effect of current leakage through protection circuits of unpowered logic connected to powered logic outputs (a common source of pre-bias in power systems).



## 5.4 TURN-OFF CHARACTERISTICS

Turn of captures show that combining turn off delays and ramp rates. Note that while turnoff delays have a lower upper time limit as compared to turn on delays, all ramp down rates are available independently to turn on and off.



5.5 FAULT, ERROR AND WARNINGS

All dPOL series converters have a comprehensive set of programmable fault and error protection functions that can be classified into three groups based on their effect on system operation: warnings, faults, and errors. These are *warnings, errors* and *faults*. Warnings include Thermal (Overtemperature limit near) and Power Good (a warning in a negative sense.)

Faults in the DP7130G dPOL include overcurrent protection, overvoltage, overtemperature and tracking failure detection. Errors include only undervoltage. Control of responses to Faults and Errors are distributed between different dPOL registers and are configurable in the GUI.

Thresholds of overcurrent, over- and undervoltage protections, and Power Good limits can be programmed in the GUI Output Configuration window Figure 10, or directly via the I<sup>2</sup>C bus by writing into the PC2 register shown in Figure 27.

| PC2: Pro<br>Address |  | Configurati        | on Registe             | er 2 <sup>1)</sup> |            |           |              |  |  |
|---------------------|--|--------------------|------------------------|--------------------|------------|-----------|--------------|--|--|
| U                   | U  | R/W-0              | R/W-0                  | R/W-1              | R/W-0      | R/W-0     | R/W-0        |  |  |
|                     |  | PGHL               | PGLL                   | OVPL1              | OVPL0      | UVPL1     | UVPL0        |  |  |
| Bit 7               |  |                    |                        |                    |            |           | Bit 0        |  |  |
| Bit7:6              | t7:6 Unimplemented: read as '0'<br>PGHL: Power Good High Level |                    |                        |                    |            |           |              |  |  |
| Bit 5               | 1 = 1059   |                    | 0                      |                    |            |           |              |  |  |
|                     | PGLL: F  |                    | lefault)<br>od Low Lev | vel                |            |           |              |  |  |
| Bit 4               | 1 = 95%  | of Vo<br>of Vo (de | foult)                 |                    |            |           |              |  |  |
| Bit 3:2             | <b>OVPL</b> : 0<br>00 = 110<br>01 = 120                        |                    | ge Protect             | ion Level          |            |           |              |  |  |
|                     |  | 0% of Vo           | aoraany                |                    |            |           |              |  |  |
|                     | UVPL: U  | <b>Jnder Volt</b>  | age Protec             | ction Level        | l          |           |              |  |  |
|                     |  | % of Vo (d         | efault)                |                    |            |           |              |  |  |
| Bit 1:0             | 01 = 809   |                    |                        |                    |            |           |              |  |  |
|                     | 10 = 859   |                    |                        |                    |            |           |              |  |  |
| 1) <b>This</b> us   | 11 = 909   | ,                  |                        |                    |            | ען אונטי  |              |  |  |
| 7 I NIS RE          | egister car  | i only be v        | vritten whe            | en pavivi is       | not active | E (RUN[RU | ('U' si [viv |  |  |






Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

Overcurrent limits are set either in the GUI dPOL Output configuration dialog or in the dPOL's CLS register as shown in Figure 28. Note that the CLS register includes bits which control the Regulation option settings. When writing into this register be careful to not change Regulation by accident.

|         | rrent Limit  | Setting  |             | ,           |             |             |       |
|---------|--|--|-------------|-------------|-------------|-------------|-------|
| Address | : UXU8   |  |             |             |             |             |       |
| R/W-0   | R/W-0  | R/W-0  | R/W-1       | R/W-1       | R/W-0       | R/W-1       | R/W-1 |
| LR2     | LR1  | LR0  | TCE         | CL3         | CL2         | CL1         | CL0   |
| Bit 7   |  |  |             |             |             |             | Bit 0 |
| Bit 7:5 | 0 = 0 V/A $1 = 0.39$ $2 = 0.78$ $3 = 1.18$ $4 = 1.57$ $5 = 1.96$ $6 = 2.35$ $7 = 2.75$ | V/A/Ω<br>V/A/Ω<br>V/A/Ω<br>V/A/Ω<br>V/A/Ω<br>V/A/Ω | t)          |             |             |             |       |
| Bit 4   | 0 = disat  | •  |             | ation for C | Surrent Lin | nitation En | lable |
| Bit 3:0 | <b>CLS[3:0</b> ]<br>0x0 = 37<br>0x1 = 47   | %  | Limit set-p | ooint when  | Vo Statio   | nary or Fa  | lling |
|         |  | 10% (defau<br>igher than                           |             | anslated t  | o 0xB (140  | 0%)         |       |



### 5.5.1 Warnings

This group includes Overtemperature Warning and Power Good Signal. The warnings do not turn off dPOLs but rather generate signals that can be transmitted to a host controller via the I<sup>2</sup>C bus.

#### 5.5.1.1 Overtemperature Warning

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the TW bit of the status register ST. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

#### 5.5.1.2 Power Good

Power Good (PG) is an open collector output with a weak constant current pull-up that is pulled low if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is programmable at 105 or 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

Power Good protection is only enabled after the output voltage reaches its steady state level. A programmable delay can be set between 0 and 150ms to delay the release of the PG pin after the voltage has reached the steady state level (see Figure 15). This allows using the PG pin to reset load circuits properly. The Power Good protection remains active during margining voltage transitions. This allows using the PG pin to reset load circuits properly. Power Good protection remains active during margining voltage transitions. The threshold will vary proportionally to the voltage change (see Figure 29).

Power Good Warning pulls the PG pin low and changes the PG bit of the status register ST to 0. When the output voltage returns within the Power Good window, the PG pin is released high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

At turn-off the PG pin can be programmed to either be pulled low immediately following the turn-off command, or when the output voltage actually starts to ramp down (Reset vs. Power Good functionality in Figure 15).



 Asia-Pacific
 Europe, Middle East
 North America

 +86 755 298 85888
 +353 61 49 8941
 +1 866 513 2839

**NOTE:** To retrieve status information, Status Monitoring in the GUI DPM Configure Devices window should be enabled (refer to Digital Power Manager Data Sheet). The DPM will retrieve the status information from each dPOL on a continuous basis.

#### 5.5.2 Faults

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the dPOL.

#### 5.5.2.1 Overcurrent Protection

Overcurrent protection is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). When the output current reaches the OC threshold, the POL control chip asserts an OC fault. The dPOL sets the OC bit in the register ST to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

Current sensing is across the dPOLs choke. To compensate for copper winding  $T_{C}$ , compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the dPOL Configure Output window or directly via the I<sup>2</sup>C by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

#### 5.5.2.2 Undervoltage Protection

The undervoltage protection is only active during steady state operation of the dPOL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the dPOL turns off, and the UV bit in the register ST is changed to 0. The dPOL switch-off can be programmed to follow a sequenced or critical turn-off.

#### 5.5.2.3 Overtemperature Protection

Overtemperature protection is active whenever the dPOL is powered up. If temperature of the controller exceeds 120°C, the OT fault is generated, dPOL turns off, and the OT bit in the register ST is changed to 0. The dPOL switch-off can be programmed to follow a sequenced or critical turn-off.

If non-latching OTP is programmed, the dPOL will restart as soon as the temperature of the controller decreases below the Overtemperature Warning threshold of 110°C.

#### 5.5.2.4 Tracking Protection

Ramp up and down operations are under control by the dPOL. Tracking protection, however, is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the need for external clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers.


When the tracking protection is enabled, the dPOL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute value of the difference exceeds 250mV, the tracking fault signal is generated, the dPOL turns off, and the TR bit in the register ST is changed to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the dPOL Configure Fault window or directly via the I<sup>2</sup>C bus by writing into the PC1 register.

#### 5.5.3 Faults and Margining

Under and Over voltage limits are applicable when output margining is engaged. The percent limit settings apply to the instantaneous ramp values as well as high and low steady state margin values. This is illustrated in Figure 29. The middle polot of Vo (Vout) level is the result of a Low Margining command. Note that Tracking is not re-enabled during changes to Vout from margining commands





#### Figure 29. Conditions When Types of Protections Are Enabled

#### 5.5.4 Errors

This protection group includes only overvoltage protection.

#### 5.5.4.1 Overvoltage Protection

The overvoltage protection is set as a percentage of Vout. It is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the dPOL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate energy stored in the output filter and achieve effective voltage limitation. The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 0.5V. Also the OV threshold will always be at least 0.25V above the setpoint.

#### 5.5.4.2 Fault and Error Latching

The user has the option of setting up any protection option as either latching/non-latching and propagating or non propagating. Propagation and Latching for each dPOL is set in the GUI (Figure 30), or directly via the I<sup>2</sup>C interface by writing into the PC1 register shown in Figure 31.

| ype Fault Output S    | Sequer | ncing Con | troller  |           |           |
|-----------------------|--------|-----------|----------|-----------|-----------|
| Trigger               |        | Enable    | Latching | Propagate | Turn-Off  |
| Tracking Differential | +      | (1777)    |          | 1         | Critical  |
| Over-Temperature      | +      |           |          | V         | Sequenced |
| Over-Current          | +      |           |          | V         | Critical  |
| Under-Voltage         | +      |           |          | V         | Sequenced |
| Over-Voltage          | +      |           | V        | 1         | Emergency |

Figure 30. dPOL Fault Propagation Option Window

If the non-latching protection is selected, a dPOL will attempt to restart every 130 ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings.

If the latching type is selected, a dPOL will turn off and stay off. The dPOL can be turned on after 130 ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or the Turn On command was recycled, or the input voltage was recycled.



| R/W-0                    | R/W-1          | R/W-0      | R/W-0       | R/W-0       | R/W-0       | R/W-1 | R/W-  |
|--------------------------|----------------|------------|-------------|-------------|-------------|-------|-------|
| TRE                      | PVE            | TRC        | OTC         | 000         | UVC         | OVC   | PVC   |
| Bit 7                    |                |            |             |             |             |       | Bit C |
|                          |                | olding for | lt onoblo   |             |             |       |       |
| Bit 7                    | 1 = enat       | acking fau | it enable   |             |             |       |       |
| DIL                      | 0 = disa       |            |             |             |             |       |       |
|                          |                | ase voltag | na arrar ar | hablo       |             |       |       |
| Bit 6                    | 1 = enat       |            |             | labic       |             |       |       |
| Dit U                    | 0 = disa       |            |             |             |             |       |       |
|                          |                |            | ult Protect | tion Config | ouration    |       |       |
| Bit 5                    | 1 = latch      | •          |             |             |             |       |       |
|                          | 0 = non-       | 0          |             |             |             |       |       |
|                          | OTC: O         | /er Tempe  | erature Pro | otection C  | onfiguratio | on    |       |
| Bit 4                    | 1 = latch      |            |             |             | U           |       |       |
|                          | 0 = non-       | latching   |             |             |             |       |       |
|                          | <b>0CC</b> : 0 | ver Currer | nt Protecti | on Config   | uration     |       |       |
| Bit 3                    | 1 = latch      | 0          |             |             |             |       |       |
|                          |                | latching   |             |             |             |       |       |
|                          |                |            | ge Protec   | tion Config | guration    |       |       |
| Bit 2                    | 1 = latch      | 0          |             |             |             |       |       |
|                          |                | latching   |             |             |             |       |       |
| <b>D</b> <sup>11</sup> 4 |                |            | e Protecti  | on Config   | uration     |       |       |
| Bit 1                    | 1 = latch      | •          |             |             |             |       |       |
|                          |                | latching   | an Dratan   | tion Confi  |             |       |       |
|                          |                |            | ge Protec   | tion Config | guration    |       |       |
| Bit 0                    | 1 = latch      | latching   |             |             |             |       |       |
|                          | 0 = 1001       | atting     |             |             |             |       |       |

Figure 31. Protection Configuration Register PC1

#### 5.5.5 Fault and Error Turn Off Control

In the GUI dPOL Fault dialog is a column of spin controls which set the Turn-Off style OT, UV and OV events. The choices are defined as:

**Sequenced**: Outputs shut down according to ramp down rate control settings. This is the method used when a dPOL is told to do a normal, controlled shut down.

Critical: Both high side and low side switches of the dPOL are turned off instantly

**Emergency**: The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads

#### 5.5.6 Fault and Error Status

Status of dPOL protection logic is stored in the dPOL's ST register shown in Figure 32.

When Status monitoring is enabled for a group, the DPM will read this register and make the information available for uses such as GUI Monitor display.

|         | atus regis     | ster       |                       |                     |                     |                     |                     |
|---------|----------------|------------|-----------------------|---------------------|---------------------|---------------------|---------------------|
| Addres  | s: 0x16        |            |                       |                     |                     |                     |                     |
| R-1     | R-0            | R/W-11)    | R/W-1 <sup>1)</sup>   | R/W-1 <sup>1)</sup> | R/W-1 <sup>1)</sup> | R/W-1 <sup>1)</sup> | R/W-1 <sup>1)</sup> |
| TW      | PG             | TR         | ОТ                    | OC                  | UV                  | ov                  | PV                  |
| Bit 7   |                |            |                       |                     |                     |                     | Bit 0               |
| Bit 7   | <b>TW</b> : Te | emperatu   | ire Warni             | ing                 |                     |                     |                     |
| Bit 6   | PG: Po         | wer Goo    | od Warni              | ng (high            | and low)            |                     |                     |
| Bit 5   | TR: Tra        | acking Fa  | ault                  |                     |                     |                     |                     |
| Bit 4   | <b>OT</b> : Ov | er Temp    | erature I             | ault                |                     |                     |                     |
| Bit 3   | <b>0C</b> : 0\ | /er Curre  | ent Fault             |                     |                     |                     |                     |
| Bit 2   | <b>UV</b> : Un | der Volt   | age Faul <sup>.</sup> | t                   |                     |                     |                     |
| Bit 1   | OV: Ov         | er Volta   | ge Error              |                     |                     |                     |                     |
| Bit 0   | <b>PV</b> : Ph | ase Volta  | age Erroi             | r                   |                     |                     |                     |
| Note: a | n activat      | ted fault  | is encod              | led as '0           |                     |                     |                     |
| Writing | a '1' inte     | o a fault/ | 'error bit            | clears a            | latching            | fault/erro          | or                  |

Figure 32. Protection Status Register ST



#### **Fault and Error Propagation** 5.5.7

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one dPOL can be programmed to turn off other dPOLs and devices in the system, even if they are not directly affected by the fault.

#### **Fault Propagation** 5.5.7.1

When propagation is enabled, the faulty dPOL pulls its OK pin low. This signals to the DPM and any other dPOL connected to that signal, that the dPOL has a Fault or Error condition. A low OK line initiates turn-off of other dPOLs connected to the same OK line with the same turn-off behavior as the faulty dPOL. The turn-off type is encoded into the OK line when it transitions from high to low.

#### 5.5.7.2 Grouping of dPOLs

d-pwer® dPOLs can be arranged in groups of up to 4.8, 16 or 32 dPOLs (depending upon the DPM model used). Membership in a group is set in the GUI in the DPM / Configure / Devices dialog, and implemented in hardware by connecting the OK pins of each dPOL in the group to the matching OK input on the DPM.

In order for a particular Fault or Error to propagate, Propagation needs to be checked in the GUI dPOL Configure / Fault Management Window. This read in the dPOLs PC3 register shown in Figure 33.

| U              | U                           | R/W-1                       | R/W-1      | R/W-1      | R/W-1       | R/W-1 | R/W-1 |
|----------------|-----------------------------|-----------------------------|------------|------------|-------------|-------|-------|
|                |                             | TRP                         | OTP        | OCP        | UVP         | OVP   | PVP   |
| Bit 7          |                             |                             |            |            |             |       | Bit 0 |
| Bit 7:6        | Unimple                     | emented                     | Read as    | '0'        |             |       |       |
|                | TRP: Tr                     | acking Pr                   | otection F | Propagatic | n           |       |       |
| Bit 5          | 0 = disa                    | lbled                       |            |            |             |       |       |
|                | 1 = ena                     |                             |            |            |             |       |       |
|                |                             |                             | erature Pr | otection F | Propagation | on    |       |
| Bit 4          | 0 = disa                    | lbled                       |            |            |             |       |       |
|                | 1 = enal                    |                             |            |            |             |       |       |
|                |                             |                             | nt Protect | ion Propa  | gation      |       |       |
| Bit 3          | 0 = disa                    |                             |            |            |             |       |       |
|                | 1 = ena                     |                             | _          |            |             |       |       |
|                |                             |                             | ge Protec  | ction Prop | agation     |       |       |
| Bit 2          | 0 = disa                    |                             |            |            |             |       |       |
|                | 1 = ena                     |                             | _          |            |             |       |       |
|                |                             |                             | e Protect  | ion Propa  | gation      |       |       |
| <b>.</b>       |                             |                             |            |            |             |       |       |
| Bit 1          | 0 = disa                    |                             |            |            |             |       |       |
| Bit 1          | 1 = enal                    | bled                        |            |            |             |       |       |
|                | 1 = enal<br><b>PVP</b> : Pł | bled<br>nase Volta          | ge Protec  | tion Prop  | agation     |       |       |
| Bit 1<br>Bit 0 | 1 = enal                    | bled<br>nase Volta<br>Ibled | ge Protec  | tion Prop  | agation     |       |       |

| <b>F'</b> 00 | <b>n</b> <i>i i i</i> | 0 "           | <b>D</b> <i>i i</i> <b>D D D</b> |
|--------------|-----------------------|---------------|----------------------------------|
| Figure 33.   | Protection            | Configuration | Register PC3                     |
|              |                       |               |                                  |

Note that the turn-off type of the fault as it propagates through the DPM will remain unchanged. Propagation options for dPOLs can be read or set in the dPOL PC3 register shown in Figure 34.



21

North America

#### Figure 34. DPM Configure Faults Window

|                                      | iges Devices Fa  | ults User Memory                                |            |  |
|--------------------------------------|--|---|------------|--|
| Turn-On Fault P                      | ropagation   |   |            |  |
| <ul> <li>All correctly</li> </ul>    | programmed Device  | es will start-up                                |            |  |
| Only Groups                          | with no programmin   | ng error will start-up                          |            |  |
| System doe:                          | sn't start if there is a   | programming error                               |            |  |
| A This set                           | ting affects the Grou  | up auto turn-on feature<br>12C turn-on commands |            |  |
| 🤨 and also                           | the broun/Sustem   | [2] turn-on commands                            |            |  |
|                                      | s are areaproyoun  |   |            |  |
| Changir                              | ng this option require   | s the DPM to be powe                            |            |  |
| Changir<br>cycled                    |  |   |            |  |
| Changir<br>cycled<br>Group Fault Pro | ng this option require<br>after programming!                               |   |            |  |
| CO cycled                            | ng this option require<br>after programming!                               | s the DPM to be powe                            | or         |  |
| CO cycled                            | ng this option require<br>after programming!<br>pagation                   | is the DPM to be powe                           | er         |  |
| CO cycled                            | ng this option require<br>after programming!<br>pagation<br>To             | s the DPM to be powe<br>On Err<br>Cont FE       | or<br>Crow |  |
| Group Fault Pro                      | ng this option require<br>after programming!<br>pagation<br>To<br>A B C    | s the DPM to be power<br>D Cont. FE<br>O Off    | or<br>Crow |  |
| CO cycled                            | ng this option require<br>after programming!<br>pagation<br>A B C<br>A O O | s the DPM to be powe<br>On Err<br>Cont FE       | or<br>Crow |  |

#### 5.5.7.3 Front End and Crowbar

If an error is propagated to at least the Group level, the DPM can also be configured to generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and to trigger an optional crowbar protection to accelerate removal of the IBV voltage.

#### 5.5.7.4 Fault Propagation Examples

Understanding Fault and Error propagation is easier with the following examples.

The First example is of of non-propagation from a dPOL, as shown in Figure 35. An undervoltage error shuts down the Vo, but since propagation was not enabled, OK-A is not pulled down and Vo2 stays up.




Figure 36 shows a scope capture an actual system when undervoltage error detection is set to not propagate.


In this example, the dPOL connected to scope Ch 1 encounters the undervoltage fault after turn-on. Because fault propagation is not enabled for this dPOL, it alone turns off and generates the UV fault signal. Because a UV fault triggers the sequenced turn-off, the dPOL meets its turn-off delay and falling slew rate settings during the turn-off process as shown in the trace for Ch1. Since the UV fault is programmed to be non-latching, the dPOL will attempt to restart every 130 ms, repeating the process described above until the condition causing the undervoltage is removed. The 130ms hiccup interval is guaranteed regardless of the turn-off delay setting.





The next example is intra-group propagation, the dPOL propagates its fault or error events. Here fault propagation between dPOLs is enabled.

In Figure 37 the dPOL powering output Vo1 again encounters an undervoltage error. It pulls its OK line low. Since the dPOL powering output Vo2 (Ch3 in the picture) belongs to the same group (A in this case), pulling down OK-A tells that dPOL to execute a regular turn-off.



Since both Vo1 and Vo2 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown in Figure 38 until the condition causing the undervoltage is removed.

Note that the dPOL powering the output Vo2 (Ch3) actually reaches its voltage set point before the error in Vo1 is detected. The turn-off type of a dPOL fault/error as propagated by the faulty dPOL via the OK line is propagated through the DPM to other dPOLs connected to other Groups through its connection to their OK line or lines.

This behavior assures that all dPOLs configured to be affected through Group linkages will switch off with the same turn-off type.

#### 5.5.8 Protection Summary

A summary of protection support, their parameters and features, are shown in Table 2.

| CODE | NAME                | TYPE    | WHEN ACTIVE                           | TURN<br>OFF | LOW SIDE<br>SWITCH | PROPAGATION           | DISABLE |
|------|---------------------|---------|---------------------------------------|-------------|--------------------|-----------------------|---------|
| TW   | Temperature Warning | Warning | Whenever $V_{IN}$ is applied          | No          | N/A                | Status Bit            | No      |
| PG   | Power Good          | Warning | During steady state                   | No          | N/A                | PG                    | No      |
| TR   | Tracking            | Fault   | During ramp up                        | Fast        | Off                | Critical              | Yes     |
| OT   | Overtemperature     | Fault   | Whenever $V_{IN}$ is applied          | Regular     | Off                | Sequenced or Critical | No      |
| OC   | Overcurrent         | Fault   | When VOUT exceeds prebias             | Fast        | Off                | Critical              | No      |
| UV   | Undervoltage        | Fault   | During steady state                   | Regular     | Off                | Sequenced or Critical | No      |
| OV   | Overvoltage         | Error   | When $V_{\text{OUT}}$ exceeds prebias | Fast        | On                 | Critical or Emergency | No      |

#### Table 2. Summary of Protection Parameters and Features



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

23


© 2022 Bel Power Solutions & Protection BCD.00260\_AB2




### 5.6 OK FAULT AND ERROR CODING

d-pwer<sup>®</sup> dPOLs have an additional functionality added to the OK line signal. The OK line is used to propagate and receive information from other devices in the power system belonging to the same group as to the kind of turn-off procedure a device has initiated because of a fault.

Figure 39 shows the three types of OK encoding. The bubbles show when the SD and OK line logic levels are sampled by dPOL and DPM logic.





Note that the OK line state changes are always executed by dPOLs at the negative edge of the SD line.

The chart shows shut down response types as the user can select the kind of response desired for each type of Fault or Error (within the limits of choice provided for each type of Fault or Error). All dPOL devices in the same Group are expected to trigger the same turn-off procedure in order to maintain overall tracking of output voltages in the system. And when fault propagation is set to go from one group to another, the encoding is passed along un-changed.

### 5.7 SWITCHING AND COMPENSATION

d-pwer<sup>®</sup> dPOLs utilize the digital PWM controller. The controller enables users to program most of the PWM performance parameters, such as switching frequency, interleave, duty cycle, and feedback loop compensation.

#### 5.7.1 Switching Frequency

Each dPOL is equipped with a PLL that locks to the 500 KHz SD signal which is generated by the DPM. This sets up for switching actions to be synchronous to the falling edge of SD by all dPOLs, which are thereby kept coordinated to each other.

The switching frequency for the DP7130G *cannot* be changed through the GUI. Switching at 1MHz is not supported in this model. *Bypassing or the GUI to set 1MHz switching is not recommended*.

Although synchronized to SD, switching frequencies of each dPOL in a system is independent of every other dPOL, with the exception of shared load bus groups, where are dPOLs sharing the load are forced to use the same frequency by the GUI. Working around this restriction is not recommended.




Figure 40. Controller Compensation Window

In some applications, switching at higher frequencies is desirable even though efficiency is lower, because it allows for better transient response or lower application system noise.



tech.support@psbel.com belfuse.com/power-solutions

### 5.7.2 Interleave Selection


Within the same PWM dialog is the switching Interleave control. Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and the start of each dPOL PWM cycle. This parameter can be programmed in the dPOL Controller Configure Compensation window or directly via the I<sup>2</sup>C bus by writing into the INT register in 22.5° steps.

| R       | R   | R/W-0 | U | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|---|-------|---|-------|-------|-------|-------|
| PHS1    | PHS0  | FRQ   |   | INT3  | INT2  | INT1  | INT0  |
| Bit 7   |   |       |   |       |       |       | Bit 0 |
| Bit 7:6 | 0 = Single phase (PWM0)<br>1 = Dual phase (PWM0 and PWM2)<br>2 = Triple phase (PWM0, PWM1 and PWM2)<br>3 = Quad phase (PWM0, PWM1, PWM2 and PMW3)         |       |   |       |       |       |       |
| Bit 5   | <b>FRQ</b> : PWM frequency selection<br>0 = 500 KHz (default)<br>1 = 1000 KHz ( <i>not allowed for DP7130</i> )   |       |   |       |       |       |       |
| Bit 4   | Unimplemented: Read as '0'  |       |   |       |       |       |       |
|         | <b>INT[3:0]</b> : PWM interleave phase with respect to SD line $0x00 = 0^{\circ}$ phase lag $0x01 = 22.5^{\circ}$ phase lag $0x02 = 45^{\circ}$ phase lag |       |   |       |       |       |       |
| Bit 3:0 |   |       |   |       |       |       |       |

Figure 41. Interleave Configuration Register INT

#### 5.7.3 Interleave and Input Bus Noise

When a dPOL turns on its high side switch there is an inrush of current. If no interleave is programmed, inrush current spikes from all dPOLs in the system reflect back into the input source at the same time, adding together as shown in Figure 42.







Figure 43 shows the input voltage noise of the three-output system with programmed interleave. Instead of all three dPOLs switching at the same time as in the previous example, the switching cycle of dPOLs V1, V2, and V3 start at 67.5°, 180°, and 303.75° of phase delay, respectively. Noise is spread evenly across the switching cycle resulting in more than 1.5 times reduction.



 Asia-Pacific
 Europe, Middle East
 North America

 +86 755 298 85888
 +353 61 49 8941
 +1 866 513 2839

Similar noise reduction can be achieved with the output of dPOLs connected in parallel. Figure 44 and Figure 45 show the output noise of two dPOLs connected in parallel without and with a 180° interleave, respectively. Resulting noise reduction is more than 2 times and is equivalent to doubling switching frequency or adding extra capacitance on the output of the dPOLs.



#### 5.7.4 Duty Cycle Limit

The DP7130G is a step-down converter therefore  $V_{OUT}$  is always less than  $V_{IN}$ . The relationship between the two parameters is characterized by the duty cycle and can be estimated from the following equation:


$$DC = \frac{V_{OUT}}{V_{IN}},$$

Where, DC is the duty cycle, V<sub>OUT</sub> is the required maximum output voltage (including margining), V<sub>IN.MIN</sub> is the minimum input voltage. The dPOL controller sets PWM duty cycle higher or lower than the above to compensate for drive train losses or to pull excess charge out of the output filter to keep the output voltage where it is supposed to be.

A side effect of PWM duty cycle is it also sets the rate of change of current into the output filter. A high limit helps deal with transients. However, if this is too high, an overcurrent alarm can be tripped. Thus DC limiting must be a compromise between supplying drive train losses and avoiding nuisance trips from transient load responses.

The duty cycle limit can be programmed in the GUI PWM Controller window Figure 40 or directly via the I<sup>2</sup>C bus by writing into the DCL register as shown in Figure 46.

| Figure 46. Duty Cycle Limit Register        |  |       |       |       |       |   |       |  |
|---|--|-------|-------|-------|-------|---|-------|--|
| DCL: Duty Cycle Limitation<br>Address: 0x09 |  |       |       |       |       |   |       |  |
| R/W-1                                       | R/W-1  | R/W-1 | R/W-0 | R/W-1 | R/W-0 | U | U     |  |
| DCL5  | DCL4   | DCL3  | DCL2  | DCL1  | DCL0  |   |       |  |
| Bit 7                                       |  |       |       |       |       |   | Bit 0 |  |
| Bit 7:2                                     | <b>DCL[5:0]</b> : Duty Cycle Limitation<br>0x00 = 0<br>0x01 = 1/64 |       |       |       |       |   |       |  |
| Bit 1:0                                     | Unimplemented: Read as '0'   |       |       |       |       |   |       |  |





## 5.7.5 Feedback Loop Compensation

Programming feedback loop compensation allows optimizing dPOL performance for various application conditions. For example, increase in bandwidth can significantly improve dynamic response.

The dPOL controller implements a programmable PID (Proportional, Integral, and Derivative) loop filter configured by digital values to shape the closed loop transfer function for desired bandwidth and phase/gain margin.

Feedback loop compensation can be programmed in the GUI PWM Controller window by setting Kr (Proportional), Ti (Integral), Td (Derivative), and Tv (Derivative roll-off) parameters or directly writing into the respective registers (CP, Cl, CD, B1). Note that the coefficient Kr and the timing parameters (Ti, Td, Tv) displayed in the GUI do not map directly to the register values. It is therefore strongly recommended to use only the GUI to set the compensation values.

The GUI offers 3 ways to compensate the feedback loop:

**Auto-Compensation**: The GUI will calculate compensation settings from either information entered as to output capacitors in the application circuit, or, if the SysID function has been run, the frequency response measured through the SysID function in the target dPOL. This method is usually sufficient, but is sensitive to accurate accounting of capacitor values and esr. The GUI displays the results of running Auto-Compensation as a set of graphs and compensation values.


**Manual Compensation**: The GUI supports manually adjusting feedback compensation parameters. As the parameters are changed the GUI recalculates expected frequency and phase performance.


**System Identification (SysID) and Auto-Compensation**: Hardware built into the dPOL controller that injects pseudo random bit sequence (PRBS) noise into PWM calculations and observes the response of the output voltage. The GUI collects this data and calculates actual system frequency response. Having frequency response data allows the Auto-Compensation function to have a better idea of actual output filter characteristics when it calculates feedback coefficients.

Using noise to plumb the output filter requires current values for compensation be good enough that injected signal can be extracted from system noise and the added noise does not trip a fault or error response. A moderately workable solution for compensation must be obtained by calculating from assumed system component values before invoking SysID.

## 5.8 TRANSIENT RESPONSE

The picture below shows the deviation of the output voltage in response to alternating 25 / 75 % rated load step loads applied at 1A/ $\mu$ s. In all tests the DP7130G converters had the switching frequency of 500 KHz and a total of 1 x 47 $\mu$ F ceramic and 5 x 470 $\mu$ F tantalum polyester capacitors connected across the output pins. Bandwidth of the feedback loop was programmed for over-damped transient response.





As noted earlier, increasing the Load Regulation parameter provides load dependant dynamic load positioning. This shows up in the following figure.



Asia-Pacific Europe, Mi +86 755 298 85888 +353 6

Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

BCD.00260 AB2

© 2022 Bel Power Solutions & Protection



## 5.9 LOAD CURRENT SHARING

The DP7130G is equipped with a patented active digital current share function. Setting up for current sharing requires both hardware and software configuration actions.

To set up for the current sharing, interconnect the CS pins of the dPOLs that are to share the load in parallel. This pulse width modulated digital signal drives the output currents of all dPOLs to approximately the same level (the dominant, or master dPOL will tend to carry slightly more of the load than the others).

In addition to the CS interconnection, the DPM must be informed of the sharing configuration. This is done in the **DPM / Configure** / **Devices** window shown in Figure 50. Just to the right of each dPOL address, set the spin control to one of 10 possible sharing busses (the number is an accounting aid for firmware.)

The GUI automatically copies common parameters changed in one dPOL's setup information into all dPOLs connected to the parallel bus. Some parameters, such as load sharing, must be set independently.

#### 5.9.1 CS and Regulation

Load Regulation is an important part of setting up two or more dPOLs to share load. The dPOL designated the "master" should have a lower Load Regulation setting than the other dPOL(s) connected to its sharing bus.

In operation, the negative CS duty cycle in each dPOL is proportional to the unit's load current. As the loading goes up, the negative period gets wider. A dPOL which sees CS duty greater than its internally calculated value will increase its output voltage to increase its load share.

Non-zero regulation, on the other hand, tends to lower output voltage as loading increases. It also tends to retard the calculated CS period. The effect of these two actions, regulation and CS tracking, cause the dPOL or dPOLS with higher regulation values to track the loading of the dPOL with a lower regulation value. The Load Regulation setting insures the master will carry a slightly higher share of the common load.

Load Regulation is set in the **Device / Configure / Output** dialog as noted earlier. Best sharing is done when the slave devices have two to three steps higher Load Regulation values. Less and sharing is slightly unstable (ripple noise increases), more regulation and sharing becomes much less equal. Note that the GUI does not automatically bump up regulation for dPOLs attached to the same regulation bus. This must be done by hand. Also, it is recommended that the dPOL closest to the biggest load element on the shared output bus be set up to act as the group's master.

#### 5.9.2 CS and Interleave

Since shared busses tend to have relatively high currents, interleaving switching of shared bus dPOLs is generally desirable. The lowest noise generation is usually achieved when shared bus dPOL interleave phasing is set to approximately equally spaced intervals.

### 5.10 MONITORING

Along with status information, dPOL converters can monitor their own performance parameters such as output voltage, output current, and temperature.

The output voltage is measured at the output sense pins, output current is measured using the ESR of the output inductor and temperature is measured by the thermal sensor built into the controller IC. Output current readings are adjusted based on temperature readings to compensate for the change of ESR of the inductor with temperature.

A 12-Bit Analog to Digital Converter (ADC) converts the output voltage, output current, and temperature into a digital signal to be transmitted via the serial interface (12Bits for the Voltage, 8 Bits for the Current and Temperature).

Monitored parameters are stored in registers (VOM, IOM, and TMON) that are continuously updated in the DPM at a fixed refresh rate of 1sec. These monitoring values can be accessed via the I<sup>2</sup>C interface with high and low level commands as described in the "DPM Programming Manual".

Shown in Figure 49 is a capture of the GUI System Monitor while operating the ZM7300 Evaluation board.



### 5.10.1 In System Monitoring

In system parametric and status monitoring is implemented through the I<sup>2</sup>C interface. The appropriate protocols are covered in the ZM7300 DPM Programming Manual. The GUI uses the published commands.

In writing software for I<sup>2</sup>C bus transactions, it is important to note that I<sup>2</sup>C responses are lower in priority in DPM operation than SD bus transactions. If an I<sup>2</sup>C transaction overlaps an SD bus transaction, the DPM will put the I<sup>2</sup>C bus on "hold" until it completes its SD activity. The GUI is aware of this and such delays are transparent.

When directly polling dPOLs for information, setting I<sup>2</sup>C bus timeouts too low can cause hangups where the DPM is waiting for the I<sup>2</sup>C master to complete a transaction and the master has timed out. To avoid such timeout related problems, set I<sup>2</sup>C interface timeout to greater than the time required for polling all dPOLs, or 150ms (whichever is greater). See the programming manual referenced above for the equation used to calculated worst case polling duration.




Figure 49. DPM Monitoring Window



Europe, Middle East +353 61 49 8941

BCD.00260 AB2

© 2022 Bel Power Solutions & Protection



## 6. ADDING DPOLS INTO THE SYSTEM


dPOL converters are added to a d-pwer<sup>®</sup> system through the DPM Configuration/Devices dialog. Clicking on an empty address location brings up a menu which allows specifying which dPOL type is needed. Figure 50 below is an example using all of the DP7000 series devices currently offered.


Note that Auto-On, P-Monitor and S-Monitor options are only configurable by Group, and not by individual dPOL configuration. These options affect only DPM behavior. Enabling them does not burden a dPOL.

Auto-On sets a group to turn on once all IBV power is available and dPOLs are configured.

**P-Monitor** enables periodic query of Vout, lout and Temp values from each dPOL in the group where it is enabled (dPOLs will always measure these parameters in an ongoing basis even if Vout is not enabled.

**S-Monitor** enables periodic query of dPOL Status. While a DPM will always be able to detect a low OK condition, it requires this option enabled for Monitor function to query status registers.





## 7. TESTING FAULT AND ERROR RESPONSE

Included in the architecture of d-pwer<sup>®</sup> dPOLs is a mechanism for simulating errors and faults. This allows the designer to test their response configuration without actually needing to induce the fault.

The Bel Power Solutions GUI supports this feature in the Monitor window when monitoring is active (See Figure 51). When monitoring is off, the Fault Injection control boxes are disabled and grayed out.






Figure 51. Fault Injection Controls In Monitor Window

Fault injection into a dPOL requires selecting that dPOL in the POL status dialog in the left column of the Monitoring dialog window. As long as the checkbox is checked, the fault trigger is present in the dPOL. An injected fault is handle by the dPOL in the same fashion as an actual fault. It therefore gets propagated to the other dPOLs / Groups and shuts down in the programmed way the dPOL/Group/System as programmed for that fault.




Figure 52. Example Overtemp Fault Injection in the GUI



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839



In Figure 52 we see the effects of injecting an Overtemp (OT) fault. Note that dPOL-0 shows an OT fault. dPOL-0 and -1 are in the same Group and fault propagation for the dPOL is to propagate to the group. dPOL -4 and above are in Groups B and C. Propagation is not enabled from Group A to B.

The OT fault shows up as an orange indicator in the dPOL and RUN status LEDs. Group LEDs show yellow, indicating all of the members of the group have shut down.

Fault recovery depends whether the fault is a latching or non-latching fault:

A non latching fault is cleared by unchecking the checkbox (clears the fault trigger). The dPOL will re-start after the 130ms time out of non-latching faults (hiccup time) (Group and System follows restart).

Latching faults clear in one of two ways. The first method is to clear the fault trigger (uncheck the checkbox) (note: the dPOL remains off since the fault is latching).

Alternately, a latched fault can be cleared by toggling the EN pin or by commanding the dPOL to turn-off and turn-off again via the GUI interface (obviously more convenient). Therefore, once the fault trigger is cleared, click the "Off" button of the dPOL or Group (clears the fault, status LEDs turn back to green) and then the "On" button of the dPOL or Group to re-enable it.

### 8. APPLICATION

Shown in Figure 53 is a block diagram of a multiple dPOL power system. The key interconnections needed between the DPM and the dPOLs are Intermediate Voltage Bus (IBV), SD, OK (A - D), and, between the first two dPOLs which share a bus load, their CS connections. Each dPOL has its own output bulk filter capacitors. This illustrates how simple a dPOL based system is to implement in hardware. SD provides synchronization of all dPOLs as well as communication. PG, not shown, is optional, though this is usually used with auxiliary power supplies that are not digitally controlled.




Figure 53. Multi-dPOL Power System Diagram

Shown in Figure 54 is a schematic of a typical application of a DP7130G point-of-load converters. The system includes a DM7300 series Digital Power Manager (DPM), at least one DP7130G dPOL, and may include additional DP7130G dPOLs and other d-pwer<sup>®</sup> series dPOLs. All dPOLs are connected to the DPM and to each other via a single-wire SD (sync/data) line.

The SD line provides synchronization of all dPOLs to the master clock generated by the DPM and simultaneously performs data transfer between dPOLs and the DPM. Each dPOL has a unique 5-bit address programmed by grounding respective address pins. To enable the current sharing, CS pins of dPOLs connected in parallel are interconnected.


In addition to the SD line, the DP7130G is connected to OK-A. Any other dPOLs added should connect their OK pins to the OK pins of the DPM associated with their respective Group assignments.

The type, value, and the number of output capacitors shown in the schematic are required to meet the specifications published in the data sheet. However, DP7130G dPOLs are fully operational with different configurations of output capacitors. The feedback loop compensation may need to be adjusted to optimize performance of the dPOLs for specific parameters of the output capacitors.



The supervisory reset circuit in the above diagram, U2, is recommended for systems where the 3.3V supply to the DPM does not turn on faster than 0.5 V/ms.

**Note:** The DP7130G is footprint compatible with the ZY7120—No change in PCB is needed to upgrade to d-pwer® parts. However, configuration data must be altered through the Bel Power Solutions I<sup>2</sup>C GUI and programmed into the DPM. *Mixing ZY and DP series devices is not recommended. All parts must be upgraded.* 





## 9. SAFETY

The DP7130G dPOL converters **do not provide isolation** from input to output. The input devices powering DP7130G must provide relevant isolation requirements according to all IEC 60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL/CSA 60950, although specific applications may have other or additional requirements.

The DP7130G dPOL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the "Input Fuse Selection for DC/DC converters" application note on <u>www.belpowersolutions.com</u> for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting current of 1.5 times of the fault current value of the fuse rating. The fuse must not be placed in the grounded input line.

All abnormal conditions and component failure tests were conducted with the dPOL input protected by a fast-acting 32V, 25A fuse. If a fuse rated greater than 25A is used, additional testing may be required.

In order for the output of the DP7130G dPOL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC 60950 based standards, the input to the dPOL needs to be supplied by an isolated secondary source providing a SELV.



 Asia-Pacific
 Europe, Middle East
 North America

 +86 755 298 85888
 +353 61 49 8941
 +1 866 513 2839

© 2022 Bel Power Solutions & Protection


BCD.00260\_AB2


## **10. ENVIRONMENTAL**

| PARAMETER                      | CONDITIONS / DESCRIPTION                     | MIN     | NOM             | MAX        | UNITS    |
|--------------------------------|--|---------|-----------------|------------|----------|
| Ambient Temperature Range (Ta) |  | -40     |                 | 85         | °C       |
| Storage Temperature (Ts)       |  | -50     |                 | 125        | °C       |
| MTBF                           | Calculated Per Telcordia Technologies SR-332 | 14.3    |                 |            | MHrs     |
| Peak Reflow Temperature        | DP7130G                                      |         | 245             | 260        | °C       |
| Lead Plating                   | DP7130G                                      | 100% Ma | atte Tin or 1.5 | µm Ag over | 1.5µm Ni |
| Moisture Sensitivity Level     | DP7130G                                      |         | 3               |            |          |

## **11. MECHANICAL DRAWINGS**

| PARAMETER  | CONDITIONS / DESCRIPTION | MIN  | NOM  | MAX  | UNITS |
|------------|--------------------------|------|------|------|-------|
|            | Width                    | 31.7 | 32   | 32.3 |       |
| Dimensions | Height                   | 15   | 15.3 | 15.6 | mm    |
|            | Depth                    | 7.95 | 8.25 | 8.55 |       |
| Weight     |                          |      | 15   |      | g     |








Figure 56: Pinout Diagram (Bottom View)

PITCH








Figure 57: Recommended Pad Sizes



#### Figure 58: Recommended PCB Layout for Multilayer PCBs



Note: I<sup>2</sup>C is a trademark of Philips Corporation.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

35

© 2022 Bel Power Solutions & Protection

BCD.00260\_AB2

## **12. ORDERING INFORMATION**

| DP                  | 71                         | 30                | G  | -    | zz  |
|---------------------|----------------------------|-------------------|--|------|---|
| PRODUCT FAMILY      | SERIES                     | OUTPUT<br>CURRENT | RoHS<br>COMPLIANCE                               | DASH | PACKAGING OPTIONS <sup>9</sup>                                |
| d-pwer <sup>®</sup> | Intelligent dPOL Converter | 30 A              | <b>G</b> - RoHS compliant for all six substances |      | R100 - 100pc T&R<br>Sample quantity orders have<br>no suffix. |

Example: DP7130G-R100: A 100-piece reel of RoHS compliant dPOL converters. Each dPOL converter is labelled DP7130G.

### **Reference Documents**

- DM7300 Digital Power Manager Data Sheet
- DM7300 Digital Power Manager Programming Manual
- Bel Power Solutions I<sup>2</sup>C Graphical User Interface
- DM00056-KIT USB to I2C Adapter Kit User Manual (EOL contact factory for further technical assistance)

## For more information on these products consult: tech.support@psbel.com

**NUCLEAR AND MEDICAL APPLICATIONS** - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

<sup>9</sup> Packaging option is used only for ordering and not included in the part number printed on the dPOL converter label.

