

18-BIT, 600-kHz, FULLY DIFFERENTIAL PSEUDO-BIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE AND REFERENCE

-
- ±**1.25 LSB Typ,** ±**3 LSB Max INL Optical Networking**
- **18-Bit NMC Ensured Over Temperature Transducer Interface**
-
- **High-Speed Serial Interface up to 40 MHz**
- **Onboard Reference Buffer**
- **Onboard 4.096-V Reference**
-
-
-
-
- -
	-
	-
- **28-Pin 6** × **6 QFN Package**

FEATURES APPLICATIONS

- **600-kHz Sample Rate Medical Instruments**
	-
	-
- **SINAD 96 dB, SFDR 120 dB at f_i = 1 kHz High Accuracy Data Acquisition Systems
High-Speed Serial Interface up to 40 MHz Magnetometers**
	-

DESCRIPTION

• **Pseudo-Bipolar Input, up to** ±**4.2 V** The ADS8382 is a high performance 18-bit, 600-kHz A/D converter with fully differential, pseudo-bipolar • **Onboard Conversion Clock** input. The device includes an 18-bit capacitor-based **Figure 2018** SAR A/D converter with inherent sample and hold.
Wide Digital Supply
The ADS8382 offers a high-speed CMOS serial **FREE ADS8382** offers a high-speed CMOS serial and **The ADS8382** offers a high-speed CMOS serial and **Low Power** interface with clock speeds up to 40 MHz.

– 115 mW at 600 kHz The ADS8382 is available in a 28 lead 6 × 6 QFN package and is characterized over the industrial **– 10** µ**W During Power Down** –40°C to 85°C temperature range.

High Speed SAR Converter Family

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ÆΛ

ADS8382

SLAS416B–JUNE 2004–REVISED NOVEMBER 2004

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

(1) For the most current specifications and package information, refer to our web site at www.ti.com

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Texas **INSTRUMENTS www.ti.com**

SPECIFICATIONS

At -40° C to 85°C, +VA = +5 V, +VBD = +5 V or +VBD = +2.7 V, using internal or external reference, f_{SAMPLE} = 600 kHz, unless otherwise noted. (All performance parameters are valid only after device has properly resumed from power down, Table 2.)

(1) Ideal input span; does not include gain or offset error.
(2) LSB means least significant bit.

LSB means least significant bit.

(3) Measured using analog input circuit in [Figure 54](#page-22-0) and digital stimulus in [Figure 58](#page-26-0) and [Figure 59](#page-27-0) and reference voltage of 4.096 V.
(4) This is endpoint INL, not best fit.

(4) This is endpoint INL, not best fit. Measured using external reference source so does not include internal reference voltage error or drift.

(6) Defined as sampling time necessary to settle an initial error of 2Vref on the sampling capacitor to a final error of 1 LSB at 18-bit level. Measured using the input circuit in [Figure 54.](#page-22-0)

(7) Calculated on the first nine harmonics of the input frequency.

SPECIFICATIONS (continued)

At –40°C to 85°C, +VA = +5 V, +VBD = +5 V or +VBD = +2.7 V, using internal or external reference, f_{SAMPLE} = 600 kHz, unless otherwise noted. (All performance parameters are valid only after device has properly resumed from power down, Table 2.)

(8) Can vary +/-30%. This includes only +VA current. With +VBD = 5 V, +VBD current is typically 1 mA with a 10-pF load capacitance on the digital output pins.

TIMING REQUIREMENTS(1)(2)(3)(4)(5)(6)

(1) All input signals are specified with t_r = t_f = 5 ns (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_{IH})/2.
(2) All specifications typical at –40°C to 85°C, +VA = +4.75 V to +5.25 V, +VBD = +2.7

(3) All digital output signals loaded with 10-pF capacitors.

(4) $\overline{CONVST_QUAL}$ is \overline{CONVST} latched by a low value on \overline{CS} (see [Figure 41](#page-15-0)).

(5) Reference figure indicated is only a representative of where the timing is applicable and is not exhaustive.

(6) Quiet time zones are for meeting performance and not functionality.

TIMING CHARACTERISTICS(1)(2)(3)(4)

(1) All input signals are specified with t_r = t_f = 5 ns (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_{IH})/2.
(2) All specifications typical at –40°C to 85°C, +VA = +4.75 V to +5.25 V, +VBD = +2.7

(3) All digital output signals loaded with 10-pF capacitors.

(4) Including t_{d11} , two conversions (time to cycle $\overline{\text{CONVST}}$ twice), and t_{d17} .

TERMINAL FUNCTIONS

TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY

Figure 15.

TYPICAL CHARACTERISTICS (continued)

www.ti.com

TRUMENTS

Texas

杪

INS

Figure 20. Figure 21.

TYPICAL CHARACTERISTICS (continued)

POWER DISSIPATION

VS
US

REE-AIR TEMPERATURE

REFERENCE VOLTAGE **vs vs**

DNL − Differential Nonlinearity − LSBs

DNL - Differential Nonlinearity - LSBs

Figure 26. Figure 27.

kij, Texas INS **TRUMENTS www.ti.com**

TYPICAL CHARACTERISTICS (continued)

Figure 30. Figure 31.

Figure 34. Figure 35.

INTERNAL VOLTAGE REFERENCE vs
FREE-AIR TEMPERATURE

Figure 32. Figure 33.

Units

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

A. EOC = End of conversion, SOC = Start of conversion, $\overline{CONVST_QUAL}$ is \overline{CONVST} latched by \overline{CS} = 0, see [Figure 41.](#page-15-0)

Figure 40. Device States and Ideal Transitions

TIMING DIAGRAMS

In the following descriptions, the signal CONVST_QUAL represents CONVST latched by a low value on CS (see Figure 41).

To avoid performance degradation, there are three quiet zones to be observed (t_{quiet1} and t_{quiet2} are zones before and after the falling edge of CONVST_QUAL while t_{quiet3} is a time zone before the falling edge of BUSY) where there should be no I/O activities. Interface control signals, including the serial clock should remain steady. Typical degradation in performance if these quiet zones are not observed is depicted in the specifications section.

To avoid data loss a read operation should not start around the BUSY falling edge. This is constrained by t_{su2} , t_{su3} , t_{h2} , and t_{h8} .

No Read Zone (CS Initiated)

Figure 42. Quiet Zones and No-Read Zones

CONVERSION AND SAMPLING

1. Convert start command:

The device enters the conversion phase from the sampling phase when a falling edge is detected on CONVST_QUAL. This is shown in [Figure 43](#page-16-0), [Figure 44](#page-16-0), and [Figure 45](#page-17-0).

2. Sample (acquisition) start command:

The device starts sampling from the wait/nap state or at the end of a conversion if CONVST is detected as high and \overline{CS} as low. This is shown in [Figure 43, Figure 44,](#page-16-0) and [Figure 45.](#page-17-0)

Maintaining this condition (holding \overline{CS} low) when the device has just finished a conversion (as shown in [Figure 43](#page-16-0)) takes the device immediately into the sampling phase after the conversion phase (back-to-back conversion) and hence achieves the maximum throughput. Otherwise, the device enters the wait state or the nap state.

Figure 43. Back-to-Back Conversion and Sample

3. Wait/Nap entry stimulus:

The device enters the wait or nap phase at the end of the conversion if the sample start command is not given. This is shown in Figure 44.

If lower power dissipation is desired and throughput can be compromised, a nap state can be inserted in between cycles (as shown in [Figure 45](#page-17-0)). The device enters a low power (3 mA) state called nap if the end of the conversion happens when CONVST_QUAL is low. The cost for using this special wait state is a longer sampling time (t_{acq2}) plus the nap time.

Figure 45. Convert and Sample with Nap

4. Conversion abort command:

An ongoing conversion can be aborted by using the conversion abort command. This is done by forcing another start of conversion (a valid CONVST_QUAL falling edge) onto an ongoing conversion as shown in Figure 46. The device enters the wait state after an aborted conversion. If the previous conversion was successfully aborted, the device output reads 0x3FC00 on SDO.

Figure 46. Conversion Abort

DATA READ OPERATION

Data read control is independent of conversion control. Data can be read either during conversion or during sampling. Data that is read during a conversion involves latency of one sample. The start of a new data frame around the fall of BUSY is constrained by t_{su2} , t_{su3} , t_{h2} , and t_{h8} .

1. SPI interface:

A data read operation in SPI interface mode is shown in Figure 47. FS must be tied high for operating in this mode. The MSB of the output data is available at the falling edge of \overline{CS} . MSB – 1 is shifted out at the first rising edge after the first falling edge of SCLK after CS falling edge. Subsequent bits are shifted at the subsequent rising edges of SCLK. If another data frame is attempted (by pulling $\overline{\text{CS}}$ high and subsequently low) during an active data frame, then the ongoing frame is aborted and a new frame is started.

Figure 47. Read Frame Controlled via CS (FS = 1)

If another data frame is attempted (by pulling \overline{CS} high and then low) during an active data frame, then the ongoing frame is aborted and a new frame is started.

2. Serial interface using FS:

A data read operation in this mode is shown in [Figure 48](#page-19-0) and [Figure 49.](#page-19-0) The MSB of the output data is available at the rising edge of FS. MSB – 1 is shifted out at the first rising edge after the first falling edge of SCLK after the FS falling edge. Subsequent bits are shifted at the subsequent rising edges of SCLK.

ADS8382

IEXAS **TRUMENTS www.ti.com**

SLAS416B–JUNE 2004–REVISED NOVEMBER 2004

Figure 48. Read Frame Controlled via FS (FS is Low When BUSY Falls)

If FS is high when BUSY falls, the SDO is updated again with the new MSB when BUSY falls. This is shown in Figure 49.

Figure 49. Read Frame Controlled via FS (FS is High When BUSY Falls)

If another data frame is attempted by pulling up FS during an active data frame, then the ongoing frame is aborted and a new frame is started.

THEORY OF OPERATION

The ADS8382 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The device includes a built-in conversion clock, internal reference, and 40-MHz SPI compatible serial interface. The maximum conversion time is 1.1 µs which is capable of sustaining a 600-kHz throughput.

The analog input is provided to the two input pins: +IN and –IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8382 has a built-in 4.096-V (nominal value) reference but can operate with an external reference also. When the internal reference is used, pin 9 (REFOUT) should be shorted to pin 8 (REFIN) and a 0.1-µF decoupling capacitor and a 1-µF storage capacitor must be connected between pin 8 (REFIN) and pin 7 (REFM) (see Figure 50). The internal reference of the converter is buffered.

Figure 50. ADS8382 Using Internal Reference

The REFIN pin is also internally buffered. This eliminates the need to put a high bandwidth buffer on the board to drive the ADC reference and saves system area and power. When an external reference is used, the reference must be of low noise, which may be achieved by the addition of bypass capacitors from the REFIN pin to the REFM pin. See Figure 51 for operation of the ADS8382 with an external reference. REFM must be connected to the analog ground plane.

Figure 51. ADS8382 Using External Reference

THEORY OF OPERATION (continued)

Figure 52. Simplified Analog Input

ANALOG INPUT

When the converter enters hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. Both the +IN and –IN inputs have a range of –0.2 V to $(+V_{REF} + 0.2 V)$. The input span $(+IN - (-IN))$ is limited from $-V_{RFF}$ to V_{RFF} .

The input current on the analog inputs depends upon throughput and the frequency content of the analog input signals. Essentially, the current into the ADS8382 charges the internal capacitor array during the sampling (acquisition) time. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the device sampling capacitance (40 pF each from +IN/–IN to AGND) to an 18-bit settling level within the sampling (acquisition) time of the device. When the converter goes into hold mode, the input resistance is greater than 1 GΩ.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the $+$ IN, $-$ IN inputs and the span $(+$ IN – $(-$ IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications.

Care should be taken to ensure that the output impedance of the sources driving +IN and –IN inputs are matched. If this is not observed, the two inputs can have different settling times. This can result in offset error, gain error, and linearity error which vary with temperature and input voltage.

A typical input circuit using TI's THS4031 is shown in Figure 53. In the figure, input from a single-ended source is converted into a differential signal for the ADS8382. In the case where the source is differential, the circuit in [Figure 54](#page-22-0) may be used. Most of the specified performance figure were measured using the circuit in [Figure 54.](#page-22-0)

Figure 53. Single-Ended Input, Differential Output Configuration

THEORY OF OPERATION (continued)

Figure 54. Differential Input, Differential Output Configuration

DIGITAL INTERFACE

TIMING AND CONTROL

Conversion and sampling are controlled by the CONVST and CS pins. See the timing diagrams for detailed information on timing signals and their requirements. The ADS8382 uses an internally generated clock to control the conversion rate and in turn the throughput of the converter. SCLK is used for reading converted data only. A clean and low jitter conversion start command is important for the performance of the converter. There is a minimal quiet zone requirement around the conversion start command as mentioned in the timing requirements table.

READING DATA

The ADS8382 offers a high speed serial interface that is compatible with the SPI protocol. The device outputs the data in 2's complement format. Refer to Table 1 for the ideal output codes.

DESCRIPTION	ANALOG VALUE +IN - (-IN)	DIGITAL OUTPUT (HEXADECIMAL)
Full-scale range	$2(+V_{RFF})$	
Least significant bit (LSB)	$2(+V_{RFF})/2^{18}$	
Full scale	V_{RFF} – 1 LSB	1FFFF
Mid scale	Ω	00000
Mid scale -1 LSB	$0 V - 1$ LSB	3FFFF
-Full scale	$-V_{REF}$	20000

Table 1. Input Voltages and Ideal Output Codes

To avoid performance degradation due to the toggling of device buffers, read operation must not be performed in the specified quiet zones $(t_{\text{quiet1}}, t_{\text{quiet2}}, \text{and } t_{\text{quiet3}})$. Internal to the device, the previously converted data is updated with the new data near the fall of BUSY. Hence, the fall of \overline{CS} and the fall of FS around the fall of BUSY is constrained. This is specified by t_{s12} , t_{s13} , t_{h2} , and t_{h8} in the timing requirements table.

POWER SAVING

The converter provides two power saving modes, full power down and nap. Refer to Table 2 for information on activation/deactivation and resumption time for both modes.

Table 2. Power Save

FULL POWER-DOWN MODE

Full power-down mode is activated by turning off the supply or by asserting PD to 1. See Figure 55 and Figure 56. The device can be resumed from full power down by either turning on the power supply or by de-asserting the PD pin. The first two conversions produce inaccurate results because during this period the device loads its trim values to ensure the specified accuracy.

If an internal reference is used (with a 1-µF capacitor installed between the REFOUT and REFM pins), the total resume time (t_{d18}) is 25 ms. After the first two conversions, t_{d17} (4 ms) is required for the trimmed internal reference voltage to settle to the specified accuracy. Only then the converted results match the specified accuracy.

Figure 55. Device Full Power Down/Resume (Internal Reference Used)

Figure 56. Device Full Power Down/Resume (External Reference Used)

NAP MODE

Nap mode is automatically inserted at the end of a conversion if CONVST_QUAL is held low at EOC. The device can be operated in nap mode at the end of every conversion for saving power at lower throughputs. Another way to use this mode is to convert multiple times and then enter nap mode. The minimum sampling time after a nap state is $t_{acq1} + t_{d18} = t_{acq2}$.

Figure 57. Device Nap Power Down/Resume

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8382 circuitry.

Since the ADS8382 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more the digital logic in the design and the higher the switching speed, the greater the need for better layout and isolation of the critical analog signals from these switching digital signals.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to the end of sampling and just prior to the latching of the analog comparator. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices. Noise during the end of sampling and the latter half of the conversion must be kept to a minimum (the former half of the conversion is not very sensitive since the device uses a proprietary error correction algorithm to correct for the transient errors made here).

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing and degree of the external event.

On average, the ADS8382 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external, it must be ensured that the reference source can drive the bypass capacitor without oscillation. A 0.1-µF bypass capacitor is recommended from pin 8 directly to pin 7 (REFM).

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections that are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

FYAS **TRUMENTS www.ti.com**

LAYOUT (continued)

As with the AGND connections, +VA should be connected to a +5-V power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8382 should be clean and well bypassed. A 0.1-µF ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of these capacitors. In addition, a 1-µF capacitor is recommended. In some situations, additional bypassing may be required, such as a 100-uF electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the +5-V supply, removing the high frequency noise.

Table 3. Power Supply Decoupling Capacitor Placement

When using the internal reference, ensure a shortest path from REFOUT (pin 9) to REFIN (pin 8) with the bypass capacitor directly between pins 8 and 7.

APPLICATION INFORMATION

EXAMPLE DIGITAL STIMULUS

The use of the ADS8382 is very straightforward. The following timing diagram shows one example of how to achieve a 600-KSPS throughput using a SPI compatible serial interface.

Figure 58. Example Stimulus in SPI Mode (FS = 1), Back-To-Back Conversion that Achieves 600 KSPS

It is also possible to use the frame sync signal, FS. The following timing diagram shows how to achieve a 600-KSPS throughput using a modified serial interface with FS active.

APPLICATION INFORMATION (continued)

Figure 59. Example Stimulus in Serial Interface With FS Active, Back-To-Back Conversion that Achieves 600 KSPS

NOTES: All linear dimensions are in millimeters. A.

- **B.**
- This drawing is subject to change without notice.
QFN (Quad Flatpack No-Lead) Package configuration. $C.$

The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.

E. Falls within JEDEC MO-220.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright 2004, Texas Instruments Incorporated