18-BIT, 600-kHz, FULLY DIFFERENTIAL PSEUDO-BIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE AND REFERENCE

FEATURES

- **600-kHz Sample Rate**
- **±1.25 LSB Typ, ±3 LSB Max INL**
- **18-Bit NMC Ensured Over Temperature**
- **SINAD 96 dB, SFDR 120 dB at f_i = 1 kHz**
- **High-Speed Serial Interface up to 40 MHz**
- **Onboard Reference Buffer**
- **Onboard 4.096-V Reference**
- **Pseudo-Bipolar Input, up to ±4.2 V**
- **Onboard Conversion Clock**
- **Zero Latency**
- **Wide Digital Supply**
- **Low Power**
  - **– 115 mW at 600 kHz**
  - **– 15 mW During Nap Mode**
  - **– 10 μW During Power Down**
- **28-Pin 6 × 6 QFN Package**

APPLICATIONS

- **Medical Instruments**
- **Optical Networking**
- **Transducer Interface**
- **High Accuracy Data Acquisition Systems**
- **Magnetometers**

DESCRIPTION

The ADS8382 is a high performance 18-bit, 600-kHz A/D converter with fully differential, pseudo-bipolar input. The device includes an 18-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8382 offers a high-speed CMOS serial interface with clock speeds up to 40 MHz.

The ADS8382 is available in a 28 lead 6 × 6 QFN package and is characterized over the industrial –40°C to 85°C temperature range.

High Speed SAR Converter Family

Type/Speed	500 kHz	~ 600 kHz	750 kHZ	1 MHz	1.25 MHz	2 MHz	3 MHz	4 MHz
18-Bit Pseudo-Diff	ADS8383	ADS8381						
		ADS8380 (S)						
18-Bit Pseudo-Bipolar, Fully Diff		ADS8382 (S)						
16-Bit Pseudo-Diff			ADS8371		ADS8401/05	ADS8411		
16-Bit Pseudo-Bipolar, Fully Diff					ADS8402/06	ADS8412		
14-Bit Pseudo-Diff					ADS7890 (S)		ADS7891	
12-Bit Pseudo-Diff				ADS7886				ADS7881



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
ADS8382I	±5	-2/2.5	17	28 Pin 6×6 QFN	RHP	-40°C to 85°C	ADS8382IRHPT	Small Tape and Reel 250
							ADS8382IRHPR	Tape and Reel 1000
ADS8382IB	±3	-1/1.5	18	28 Pin 6×6 QFN	RHP	-40°C to 85°C	ADS8382IBRHPT	Small Tape and Reel 250
							ADS8382IBRHPR	Tape and Reel 1000

(1) For the most current specifications and package information, refer to our web site at www.ti.com

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
Voltage	+IN to AGND	–0.3 V to +VA + 0.3 V
	–IN to AGND	–0.3 V to +VA + 0.3 V
	+VA to AGND	–0.3 V to 7 V
	+VBD to BDGND	–0.3 V to 7 V
Digital input voltage to BDGND		–0.3 V to +VBD + 0.3 V
Digital input voltage to +VA		+0.3 V
Operating free-air temperature range, T_A		–40°C to 85°C
Storage temperature range, T_{stg}		–65°C to 150°C
Junction temperature (T_J max)		150°C
QFN package	Power dissipation	$(T_J \text{ max} - T_A)/\theta_{JA}$
	θ_{JA} thermal impedance	86°C/W
Lead temperature, soldering	Vapor phase (60 sec)	215°C
	Infrared (15 sec)	220°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SPECIFICATIONS

At –40°C to 85°C, +VA = +5 V, +VBD = +5 V or +VBD = +2.7 V, using internal or external reference, f_{SAMPLE} = 600 kHz, unless otherwise noted. (All performance parameters are valid only after device has properly resumed from power down, Table 2.)

PARAMETER		TEST CONDITIONS	ADS8382IB			ADS8382I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
ANALOG INPUT									
	Full-scale input voltage(1)	+IN – (–IN)	$–V_{ref}$		V_{ref}	$–V_{ref}$		V_{ref}	V
	Absolute input voltage	+IN	–0.2		V_{ref} + 0.2	-0.2		V_{ref} + 0.2	V
		–IN	–0.2		V_{ref} + 0.2	-0.2		V_{ref} + 0.2	
	Input common mode range		(V_{ref}/2) –0.2		(V_{ref}/2) +0.2	(V_{ref}/2) –0.2		(V_{ref}/2) +0.2	V
	Sampling capacitance (measured between +IN to AGND and -IN to AGND)			40			40		pF
	Input leakage current			1			1		nA
SYSTEM PERFORMANCE									
	Resolution			18			18		Bits
	No missing codes		18			17			Bits
INL	Integral linearity(2)(3)(4)	Quiet zones observed	–3	±1.25	3	–5		5	LSB (18 bit)
		Quiet zones not observed		±2					
DNL	Differential linearity(3)	Quiet zones observed	–1	±0.6	1.5	–2		2.5	LSB (18 bit)
		Quiet zones not observed		±1.25					
E_O	Offset error (3)		–0.75	±0.25	0.75	–1.5		1.5	mV
E_G	Gain error(3)(5)		–0.075		0.075	-0.1		0.1	%FS
CMRR	Common-mode rejection ratio	At DC		80			80		dB
		[+IN + (–IN)]/2 = 50 mV_{p-p} at 1 MHz + DC of V_{ref}/2		55			55		
	Noise	At 00000H output code		40			40		µV RMS
PSRR	DC Power supply rejection ratio	At 10000H output code		55			55		dB
SAMPLING DYNAMICS									
	Conversion time				1.16			1.16	µs
	Acquisition time		0.50		1000	0.50		1000	µs
	Throughput rate				600			600	kHz
	Aperture delay				10			10	ns
	Aperture jitter			12			12		ps RMS
	Step response	(6)		400			400		ns
	Overvoltage recovery			400			400		ns
DYNAMIC CHARACTERISTICS									
THD	Total harmonic distortion(3)(7)	VIN = 8 V_{p-p} at 1 kHz		-116			-116		dB
		VIN = 8 V_{p-p} at 10 kHz		-115			-115		
		VIN = 8 V_{p-p} at 100 kHz		-96			-96		
SNR	Signal-to-noise ratio(3)	VIN = 8 V_{p-p} at 1 kHz		96			96		dB
		VIN = 8 V_{p-p} at 10 kHz		95			95		
		VIN = 8 V_{p-p} at 100 kHz		94			94		

(1) Ideal input span; does not include gain or offset error.
(2) LSB means least significant bit.
(3) Measured using analog input circuit in Figure 54 and digital stimulus in Figure 58 and Figure 59 and reference voltage of 4.096 V.
(4) This is endpoint INL, not best fit.
(5) Measured using external reference source so does not include internal reference voltage error or drift.
(6) Defined as sampling time necessary to settle an initial error of 2Vref on the sampling capacitor to a final error of 1 LSB at 18-bit level. Measured using the input circuit in Figure 54.
(7) Calculated on the first nine harmonics of the input frequency.

SPECIFICATIONS (continued)

At –40°C to 85°C, +VA = +5 V, +VBD = +5 V or +VBD = +2.7 V, using internal or external reference, f_{SAMPLE} = 600 kHz, unless otherwise noted. (All performance parameters are valid only after device has properly resumed from power down, Table 2.)

PARAMETER			TEST CONDITIONS	ADS8382IB			ADS8382I			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
SINAD	Signal-to-noise + distortion(3)(7)		VIN = 8 V_{p-p} at 1 kHz		96			96		dB
			VIN = 8 V_{p-p} at 10 kHz		95			95		
			VIN = 8 V_{p-p} at 100 kHz		92			92		
SFDR	Spurious free dynamic range(3)		VIN = 8 V_{p-p} at 1 kHz		120			120		dB
			VIN = 8 V_{p-p} at 10 kHz		120			120		
			VIN = 8 V_{p-p} at 100 kHz		99			99		
	–3dB Small signal bandwidth				75			75		MHz
REFERENCE INPUT										
V_{ref}	Reference voltage input range			2.5	4.096	4.2	2.5	4.096	4.2	V
	Resistance(8)				10			10		MΩ
INTERNAL REFERENCE OUTPUT										
V_{ref}	Reference voltage range		IOUT = 0 A, T_A = 30°C	4.088	4.096	4.104	4.088	4.096	4.104	V
	Source current		Static load			10			10	µA
	Line regulation		+VA = 4.75 V to 5.25 V		2.5			2.5		mV
	Drift		IOUT = 0 A		25			25		ppm/°C
DIGITAL INPUT/OUTPUT										
	Logic family CMOS									
V_{IH}	High level input voltage			+VBD – 1		+VBD + 0.3	+VBD – 1		+VBD + 0.3	V
V_{IL}	Low level input voltage			–0.3		0.8	–0.3		0.8	V
V_{OH}	High level output voltage		I_{OH} = 2 TTL loads	+VBD –0.6			+VBD –0.6			V
V_{OL}	Low level output voltage		I_{OL} = 2 TTL loads			0.4			0.4	V
	Data format 2's complement (MSB first)									
POWER SUPPLY REQUIREMENTS										
	Power supply voltage	+VA		4.75	5	5.25	4.75	5	5.25	V
		+VBD		2.7	3.3	5.25	2.7	3.3	5.25	V
I_{CC}	Supply current, 600-kHz sample rate(9)		+VA = 5 V		22	25		22	25	mA
POWER DOWN										
$I_{CC(PD)}$	Supply current, power down				2			2		µA
NAP MODE										
$I_{CC(NAP)}$	Supply current, nap mode				3			3		mA
	Power-up time from nap					300			300	ns
TEMPERATURE RANGE										
	Specified performance			–40		85	–40		85	°C

(8) Can vary +/-30%.
(9) This includes only +VA current. With +VBD = 5 V, +VBD current is typically 1 mA with a 10-pF load capacitance on the digital output pins.

TIMING REQUIREMENTS(1)(2)(3)(4)(5)(6)

PARAMETER		ADS8382I/ADS8382IB			UNIT	REF FIGURE
		MIN	TYP	MAX		
t_{conv}	Conversion time	1000		1160	ns	43,44, 45,46
t_{acq1}	Acquisition time in normal mode	0.5		1000	µs	43,44,46
t_{acq2}	Acquisition time in nap mode ($t_{acq2} = t_{acq1} + t_{d18}$)	0.8		1000	µs	45
CONVERSION AND SAMPLING						
t_{quiet1}	Quite sampling time (last toggle of interface signals to convert start command)(6)	30			ns	42,43,44, 45,47,48, 49
t_{quiet2}	Quite sampling time (convert start command to first toggle of interface signals)(6)	10			ns	42,43,44, 45,47,48, 49
t_{quiet3}	Quite conversion time (last toggle of interface signals to fall of BUSY)(6)	600			ns	42,43,44, 45,47,49
t_{su1}	Setup time, $\overline{\text{CONVST}}$ before BUSY fall	15			ns	43
t_{su2}	Setup time, $\overline{\text{CS}}$ before BUSY fall (only for conversion/sampling control)	20			ns	42,43
t_{su4}	Setup time, $\overline{\text{CONVST}}$ before $\overline{\text{CS}}$ rise (so $\overline{\text{CONVST}}$ can be recognized)	5			ns	43,44,46
t_{h1}	Hold time, $\overline{\text{CS}}$ after BUSY fall (only for conversion/sampling control)	0			ns	43
t_{h3}	Hold time, $\overline{\text{CONVST}}$ after $\overline{\text{CS}}$ rise	7			ns	45
t_{h4}	Hold time, $\overline{\text{CONVST}}$ after $\overline{\text{CS}}$ fall (to ensure width of $\overline{\text{CONVST\_QUAL}}$)(4)	20			ns	44
t_{w1}	$\overline{\text{CONVST}}$ pulse duration	20			ns	45
t_{w2}	$\overline{\text{CS}}$ pulse duration	10			ns	43,44
t_{w5}	Pulse duration, time between conversion start command and conversion abort command to successfully abort the ongoing conversion			1000	ns	46
DATA READ OPERATION						
t_{cyc}	SCLK period	25			ns	47,48,49
	SCLK duty cycle	40%		60%		
t_{su5}	Setup time, $\overline{\text{CS}}$ fall before first SCLK fall	10			ns	47
t_{su6}	Setup time, $\overline{\text{CS}}$ fall before FS rise	7			ns	48,49
t_{su7}	Setup time, FS fall before first SCLK fall	7			ns	48,49
t_{h5}	Hold time, $\overline{\text{CS}}$ fall after SCLK fall	3			ns	47
t_{h6}	Hold time, FS fall after SCLK fall	7			ns	48,49
t_{su2}	Setup time, $\overline{\text{CS}}$ fall before BUSY fall (only for read control)	20			ns	42,47
t_{su3}	Setup time, FS fall before BUSY fall (only for read control)	20			ns	42,49
t_{h2}	Hold time, $\overline{\text{CS}}$ fall after BUSY fall (only for read control)	15			ns	42,47
t_{h8}	Hold time, FS fall after BUSY fall (only for read control)	15			ns	42,49
t_{w2}	$\overline{\text{CS}}$ pulse duration	10			ns	47
t_{w3}	FS pulse duration	10			ns	48,49
MISCELLANEOUS						
t_{w4}	PD pulse duration for reset and power down	60			ns	55,56
	All unspecified pulse durations	10			ns	

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.
(2) All specifications typical at –40°C to 85°C, +VA = +4.75 V to +5.25 V, +VBD = +2.7 V to +5.25 V.
(3) All digital output signals loaded with 10-pF capacitors.
(4) $\overline{\text{CONVST\_QUAL}}$ is $\overline{\text{CONVST}}$ latched by a low value on $\overline{\text{CS}}$ (see Figure 41).
(5) Reference figure indicated is only a representative of where the timing is applicable and is not exhaustive.
(6) Quiet time zones are for meeting performance and not functionality.

TIMING CHARACTERISTICS[1][2][3][4]

PARAMETER			ADS8382I/ADS8382IB			UNIT	REF FIGURE
			MIN	TYP	MAX		
CONVERSION AND SAMPLING							
t_{d1}	Delay time, conversion start command to conversion start (aperture delay)				10	ns	43,45
t_{d2}	Delay time, conversion end to BUSY fall				5	ns	43,44,45
t_{d4}	Delay time, conversion start command to BUSY rise				20	ns	43
t_{d3}	Delay time, $\overline{\text{CONVST}}$ rise to sample start				5	ns	45
t_{d5}	Delay time, $\overline{\text{CS}}$ fall to sample start				10	ns	45
t_{d6}	Delay time, conversion abort command to BUSY fall				10	ns	46
DATA READ OPERATION							
t_{d12}	Delay time, $\overline{\text{CS}}$ fall to MSB valid		3		15	ns	47
t_{d15}	Delay time, FS rise to MSB valid		6		18	ns	48,49
t_{d7}	Delay time, BUSY fall to MSB valid (if FS is high when BUSY falls)				18	ns	49
t_{d13}	Delay time, SCLK rise to bit valid		2		10	ns	47,48,49
t_{d14}	Delay time, $\overline{\text{CS}}$ rise to SDO 3-state				6	ns	47
MISCELLANEOUS							
t_{d10}	Delay time, PD rise to SDO 3-state				55	ns	55,56
t_{d18}	Delay time, total device resume time	Nap mode			300	ns	57
		Full power down (external reference used with or without 1-µF||0.1-µF capacitor on REFOUT)			t_{d11} + 2x conversions		56
		Full power down (internal reference used with or without 1-µF||0.1-µF capacitor on REFOUT)			25[4]	ms	55
t_{d11}	Delay time, untrimmed circuit full power-down resume time				1	ms	55,56
t_{d16}	Delay time, device power-down time	Nap		200		ns	57
		Full power down (internal/external reference used)		10		µs	55,56
t_{d17}	Delay time, trimmed internal reference settling (either by turning on supply or resuming from full power-down mode), with 1-µF||0.1-µF capacitor on REFOUT				4	ms	55

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.
(2) All specifications typical at –40°C to 85°C, +VA = +4.75 V to +5.25 V, +VBD = +2.7 V to +5.25 V.
(3) All digital output signals loaded with 10-pF capacitors.
(4) Including t_{d11}, two conversions (time to cycle $\overline{\text{CONVST}}$ twice), and t_{d17}.

PIN ASSIGNMENTS

TOP VIEW



TERMINAL FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	1, 2, 4, 5, 15, 18, 19	–	Analog ground pins. AGND must be shorted to analog ground plane below the device.
BDGND	21	–	Digital ground for all digital inputs and outputs. BDGND must be shorted to the analog ground plane below the device.
BUSY	22	O	Status output. This pin is high when conversion is in progress.
$\overline{\text{CONVST}}$	25	I	Convert start. This signal is qualified with $\overline{\text{CS}}$ internally.
$\overline{\text{CS}}$	26	I	Chip select
FS	27	I	Frame sync. This signal is qualified with $\overline{\text{CS}}$ internally.
+IN	11	I	Noninverting analog input channel
–IN	12	I	Inverting analog input channel
NC	10, 13	–	No connection
PD	28	I	Power down. Device resets and powers down when this signal is high.
REFIN	8	I	Reference (positive) input. REFIN must be decoupled with REFM pin using 0.1-μF bypass capacitor and 1-μF storage capacitor.
REFM	7	I	Reference ground. To be connected to analog ground plane.
REFOUT	9	O	Internal reference output. Shorted to REFIN pin only when internal reference is used.
SCLK	24	I	Serial clock. Data is shifted onto SDO with the rising edge of this clock. This signal is qualified with $\overline{\text{CS}}$ internally.
SDO	23	O	Serial data out. All bits except MSB are shifted out at the rising edge of SCLK.
+VA	3, 6, 14, 16, 17	–	Analog power supplies
+VBD	20	–	Digital power supply for all digital inputs and outputs.

TYPICAL CHARACTERISTICS

SIGNAL-TO-NOISE RATIO vs REFERENCE VOLTAGE



Figure 1.

SIGNAL-TO-NOISE AND DISTORTION vs REFERENCE VOLTAGE



Figure 2.

SPURIOUS FREE DYNAMIC RANGE vs REFERENCE VOLTAGE



Figure 3.

TOTAL HARMONIC DISTORTION vs REFERENCE VOLTAGE



Figure 4.

EFFECTIVE NUMBER OF BITS vs REFERENCE VOLTAGE



Figure 5.

EFFECTIVE NUMBER OF BITS vs FREE-AIR TEMPERATURE



Figure 6.

TYPICAL CHARACTERISTICS (continued)

SIGNAL-TO-NOISE RATIO vs FREE-AIR TEMPERATURE



Figure 7.

SIGNAL-TO-NOISE AND DISTORTION vs FREE-AIR TEMPERATURE



Figure 8.

SPURIOUS FREE DYNAMIC RANGE vs FREE-AIR TEMPERATURE



Figure 9.

TOTAL HARMONIC DISTORTION vs FREE-AIR TEMPERATURE



Figure 10.

EFFECTIVE NUMBER OF BITS vs INPUT FREQUENCY



Figure 11.

SIGNAL-TO-NOISE AND DISTORTION vs INPUT FREQUENCY



Figure 12.

TYPICAL CHARACTERISTICS (continued)

SIGNAL-TO-NOISE RATIO vs INPUT FREQUENCY



Figure 13.

SPURIOUS FREE DYNAMIC RANGE vs INPUT FREQUENCY



Figure 14.

TOTAL HARMONIC DISTORTION vs INPUT FREQUENCY



Figure 15.

HISTOGRAM APPROXIMATELY 20000 CONVERSIONS WITH A DC INPUT AT MIDSCALE (0 V)



Figure 16.

HISTOGRAM APPROXIMATELY 20000 CONVERSIONS WITH A DC INPUT CLOSE TO FULL SCALE (4 V)



Figure 17.

TYPICAL CHARACTERISTICS (continued)

GAIN ERROR vs REFERENCE VOLTAGE



Figure 18.

GAIN ERROR vs SUPPLY VOLTAGE



Figure 19.

GAIN ERROR vs FREE-AIR TEMPERATURE



Figure 20.

OFFSET ERROR vs REFERENCE VOLTAGE



Figure 21.

OFFSET ERROR vs FREE-AIR TEMPERATURE



Figure 22.

OFFSET ERROR vs SUPPLY VOLTAGE



Figure 23.

TYPICAL CHARACTERISTICS (continued)

POWER DISSIPATION vs SUPPLY VOLTAGE



Figure 24.

POWER DISSIPATION vs SAMPLE RATE



Figure 25.

POWER DISSIPATION vs FREE-AIR TEMPERATURE



Figure 26.

DIFFERENTIAL NONLINEARITY vs REFERENCE VOLTAGE



Figure 27.

INTEGRAL NONLINEARITY vs REFERENCE VOLTAGE



Figure 28.

DIFFERENTIAL NONLINEARITY vs FREE-AIR TEMPERATURE



Figure 29.

TYPICAL CHARACTERISTICS (continued)

INTEGRAL NONLINEARITY vs FREE-AIR TEMPERATURE



Figure 30.

POSITIVE INL DISTRIBUTION (552 Units)



Figure 31.

NEGATIVE INL DISTRIBUTION (552 Units)



Figure 32.

INTERNAL VOLTAGE REFERENCE vs FREE-AIR TEMPERATURE



Figure 33.

INTERNAL VOLTAGE REFERENCE vs SUPPLY VOLTAGE



Figure 34.

DELAY TIME vs LOAD CAPACITANCE



Figure 35.

TYPICAL CHARACTERISTICS (continued)



Figure 36.



Figure 37.



Figure 38.

TYPICAL CHARACTERISTICS (continued)



Figure 39.



A. EOC = End of conversion, SOC = Start of conversion, $\overline{\text{CONVST\_QUAL}}$ is $\overline{\text{CONVST}}$ latched by $\overline{\text{CS}}$ = 0, see Figure 41.

Figure 40. Device States and Ideal Transitions



Figure 41. Relationship Between CONVST_QUAL, CS, and CONVST

TIMING DIAGRAMS

In the following descriptions, the signal CONVST_QUAL represents CONVST latched by a low value on CS (see Figure 41).

To avoid performance degradation, there are three quiet zones to be observed (t_{quiet1} and t_{quiet2} are zones before and after the falling edge of CONVST_QUAL while t_{quiet3} is a time zone before the falling edge of BUSY) where there should be no I/O activities. Interface control signals, including the serial clock should remain steady. Typical degradation in performance if these quiet zones are not observed is depicted in the specifications section.

To avoid data loss a read operation should not start around the BUSY falling edge. This is constrained by t_{su2}, t_{su3}, t_{h2}, and t_{h8}.



Figure 42. Quiet Zones and No-Read Zones

CONVERSION AND SAMPLING

1. Convert start command:

   The device enters the conversion phase from the sampling phase when a falling edge is detected on CONVST_QUAL. This is shown in Figure 43, Figure 44, and Figure 45.

2. Sample (acquisition) start command:

   The device starts sampling from the wait/nap state or at the end of a conversion if CONVST is detected as high and CS as low. This is shown in Figure 43, Figure 44, and Figure 45.

   Maintaining this condition (holding CS low) when the device has just finished a conversion (as shown in Figure 43) takes the device immediately into the sampling phase after the conversion phase (back-to-back conversion) and hence achieves the maximum throughput. Otherwise, the device enters the wait state or the nap state.



Figure 43. Back-to-Back Conversion and Sample

3. Wait/Nap entry stimulus:

   The device enters the wait or nap phase at the end of the conversion if the sample start command is not given. This is shown in Figure 44.



Figure 44. Convert and Sample with Wait

If lower power dissipation is desired and throughput can be compromised, a nap state can be inserted in between cycles (as shown in Figure 45). The device enters a low power (3 mA) state called nap if the end of the conversion happens when $\overline{CONVST\_QUAL}$ is low. The cost for using this special wait state is a longer sampling time (t_{acq2}) plus the nap time.



Figure 45. Convert and Sample with Nap

4. Conversion abort command:

   An ongoing conversion can be aborted by using the conversion abort command. This is done by forcing another start of conversion (a valid $\overline{\text{CONVST\_QUAL}}$ falling edge) onto an ongoing conversion as shown in Figure 46. The device enters the wait state after an aborted conversion. If the previous conversion was successfully aborted, the device output reads 0x3FC00 on SDO.



Figure 46. Conversion Abort

DATA READ OPERATION

Data read control is independent of conversion control. Data can be read either during conversion or during sampling. Data that is read during a conversion involves latency of one sample. The start of a new data frame around the fall of BUSY is constrained by t_{su2}, t_{su3}, t_{h2}, and t_{h8}.

1. SPI interface:

   A data read operation in SPI interface mode is shown in Figure 47. FS must be tied high for operating in this mode. The MSB of the output data is available at the falling edge of $\overline{CS}$. MSB – 1 is shifted out at the first rising edge after the first falling edge of SCLK after $\overline{CS}$ falling edge. Subsequent bits are shifted at the subsequent rising edges of SCLK. If another data frame is attempted (by pulling $\overline{CS}$ high and subsequently low) during an active data frame, then the ongoing frame is aborted and a new frame is started.



Figure 47. Read Frame Controlled via $\overline{CS}$ (FS = 1)

   If another data frame is attempted (by pulling $\overline{CS}$ high and then low) during an active data frame, then the ongoing frame is aborted and a new frame is started.

2. Serial interface using FS:

   A data read operation in this mode is shown in Figure 48 and Figure 49. The MSB of the output data is available at the rising edge of FS. MSB – 1 is shifted out at the first rising edge after the first falling edge of SCLK after the FS falling edge. Subsequent bits are shifted at the subsequent rising edges of SCLK.



Figure 48. Read Frame Controlled via FS (FS is Low When BUSY Falls)

If FS is high when BUSY falls, the SDO is updated again with the new MSB when BUSY falls. This is shown in Figure 49.



Figure 49. Read Frame Controlled via FS (FS is High When BUSY Falls)

If another data frame is attempted by pulling up FS during an active data frame, then the ongoing frame is aborted and a new frame is started.

THEORY OF OPERATION

The ADS8382 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The device includes a built-in conversion clock, internal reference, and 40-MHz SPI compatible serial interface. The maximum conversion time is 1.1 μs which is capable of sustaining a 600-kHz throughput.

The analog input is provided to the two input pins: +IN and –IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8382 has a built-in 4.096-V (nominal value) reference but can operate with an external reference also. When the internal reference is used, pin 9 (REFOUT) should be shorted to pin 8 (REFIN) and a 0.1-μF decoupling capacitor and a 1-μF storage capacitor must be connected between pin 8 (REFIN) and pin 7 (REFM) (see Figure 50). The internal reference of the converter is buffered.



Figure 50. ADS8382 Using Internal Reference

The REFIN pin is also internally buffered. This eliminates the need to put a high bandwidth buffer on the board to drive the ADC reference and saves system area and power. When an external reference is used, the reference must be of low noise, which may be achieved by the addition of bypass capacitors from the REFIN pin to the REFM pin. See Figure 51 for operation of the ADS8382 with an external reference. REFM must be connected to the analog ground plane.



Figure 51. ADS8382 Using External Reference

THEORY OF OPERATION (continued)



Figure 52. Simplified Analog Input

ANALOG INPUT

When the converter enters hold mode, the voltage difference between the +IN and –IN inputs is captured on the internal capacitor array. Both the +IN and –IN inputs have a range of –0.2 V to ($+V_{REF}$ + 0.2 V). The input span (+IN – (–IN)) is limited from $–V_{REF}$ to V_{REF}.

The input current on the analog inputs depends upon throughput and the frequency content of the analog input signals. Essentially, the current into the ADS8382 charges the internal capacitor array during the sampling (acquisition) time. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the device sampling capacitance (40 pF each from +IN/–IN to AGND) to an 18-bit settling level within the sampling (acquisition) time of the device. When the converter goes into hold mode, the input resistance is greater than 1 GΩ.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN, –IN inputs and the span (+IN – (–IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications.

Care should be taken to ensure that the output impedance of the sources driving +IN and –IN inputs are matched. If this is not observed, the two inputs can have different settling times. This can result in offset error, gain error, and linearity error which vary with temperature and input voltage.

A typical input circuit using TI's THS4031 is shown in Figure 53. In the figure, input from a single-ended source is converted into a differential signal for the ADS8382. In the case where the source is differential, the circuit in Figure 54 may be used. Most of the specified performance figure were measured using the circuit in Figure 54.



Figure 53. Single-Ended Input, Differential Output Configuration

THEORY OF OPERATION (continued)



Figure 54. Differential Input, Differential Output Configuration

DIGITAL INTERFACE

TIMING AND CONTROL

Conversion and sampling are controlled by the $\overline{\text{CONVST}}$ and $\overline{\text{CS}}$ pins. See the timing diagrams for detailed information on timing signals and their requirements. The ADS8382 uses an internally generated clock to control the conversion rate and in turn the throughput of the converter. SCLK is used for reading converted data only. A clean and low jitter conversion start command is important for the performance of the converter. There is a minimal quiet zone requirement around the conversion start command as mentioned in the timing requirements table.

READING DATA

The ADS8382 offers a high speed serial interface that is compatible with the SPI protocol. The device outputs the data in 2's complement format. Refer to Table 1 for the ideal output codes.

Table 1. Input Voltages and Ideal Output Codes

DESCRIPTION	ANALOG VALUE +IN – (–IN)	DIGITAL OUTPUT (HEXADECIMAL)
Full-scale range	$2(+V_{REF})$	
Least significant bit (LSB)	$2(+V_{REF})/2^{18}$	
Full scale	V_{REF} – 1 LSB	1FFFF
Mid scale	0	00000
Mid scale – 1 LSB	0 V – 1 LSB	3FFFF
–Full scale	$–V_{REF}$	20000

To avoid performance degradation due to the toggling of device buffers, read operation must not be performed in the specified quiet zones (t_{quiet1}, t_{quiet2}, and t_{quiet3}). Internal to the device, the previously converted data is updated with the new data near the fall of BUSY. Hence, the fall of $\overline{\text{CS}}$ and the fall of FS around the fall of BUSY is constrained. This is specified by t_{su2}, t_{su3}, t_{h2}, and t_{h8} in the timing requirements table.

POWER SAVING

The converter provides two power saving modes, full power down and nap. Refer to Table 2 for information on activation/deactivation and resumption time for both modes.

Table 2. Power Save

TYPE OF POWER DOWN	SDO	POWER CONSUMPTION	ACTIVATED BY	ACTIVATION TIME (t_{d16})	RESUME POWER BY
Normal operation	Not 3 stated	22 mA	NA	NA	NA
Full power down (Int Ref, 1-µF capacitor on REFOUT pin)	3 Stated (t_{d10} timing)	2 µA	PD = 1	10 µs	PD = 0
Full power down (Ext Ref, 1-µF capacitor on REFOUT pin)	3 Stated (t_{d10} timing)	2 µA	PD = 1	10 µs	PD = 0
Nap power down	Not 3 stated	3 mA	At EOC and $\overline{\text{CONVST\_QUAL}}$ = 0	200 ns	Sample Start command

FULL POWER-DOWN MODE

Full power-down mode is activated by turning off the supply or by asserting PD to 1. See Figure 55 and Figure 56. The device can be resumed from full power down by either turning on the power supply or by de-asserting the PD pin. The first two conversions produce inaccurate results because during this period the device loads its trim values to ensure the specified accuracy.

If an internal reference is used (with a 1-µF capacitor installed between the REFOUT and REFM pins), the total resume time (t_{d18}) is 25 ms. After the first two conversions, t_{d17} (4 ms) is required for the trimmed internal reference voltage to settle to the specified accuracy. Only then the converted results match the specified accuracy.



Figure 55. Device Full Power Down/Resume (Internal Reference Used)



Figure 56. Device Full Power Down/Resume (External Reference Used)

NAP MODE

Nap mode is automatically inserted at the end of a conversion if $\overline{\text{CONVST\_QUAL}}$ is held low at EOC. The device can be operated in nap mode at the end of every conversion for saving power at lower throughputs. Another way to use this mode is to convert multiple times and then enter nap mode. The minimum sampling time after a nap state is $t_{acq1} + t_{d18} = t_{acq2}$.



Figure 57. Device Nap Power Down/Resume

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8382 circuitry.

Since the ADS8382 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more the digital logic in the design and the higher the switching speed, the greater the need for better layout and isolation of the critical analog signals from these switching digital signals.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to the end of sampling and just prior to the latching of the analog comparator. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices. Noise during the end of sampling and the latter half of the conversion must be kept to a minimum (the former half of the conversion is not very sensitive since the device uses a proprietary error correction algorithm to correct for the transient errors made here).

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing and degree of the external event.

On average, the ADS8382 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external, it must be ensured that the reference source can drive the bypass capacitor without oscillation. A 0.1-µF bypass capacitor is recommended from pin 8 directly to pin 7 (REFM).

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the *analog* ground. Avoid connections that are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

LAYOUT (continued)

As with the AGND connections, +VA should be connected to a +5-V power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8382 should be clean and well bypassed. A 0.1-µF ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of these capacitors. In addition, a 1-µF capacitor is recommended. In some situations, additional bypassing may be required, such as a 100-µF electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors—all designed to essentially low-pass filter the +5-V supply, removing the high frequency noise.

Table 3. Power Supply Decoupling Capacitor Placement

SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE
Pair of pins requiring a shortest path to decoupling capacitors	(2,3); (5,6); (15,16); (17,18)	(20,21)
Pins requiring no decoupling	1, 4, 14, 19	

When using the internal reference, ensure a shortest path from REFOUT (pin 9) to REFIN (pin 8) with the bypass capacitor directly between pins 8 and 7.

APPLICATION INFORMATION

EXAMPLE DIGITAL STIMULUS

The use of the ADS8382 is very straightforward. The following timing diagram shows one example of how to achieve a 600-KSPS throughput using a SPI compatible serial interface.



Figure 58. Example Stimulus in SPI Mode (FS = 1), Back-To-Back Conversion that Achieves 600 KSPS

It is also possible to use the frame sync signal, FS. The following timing diagram shows how to achieve a 600-KSPS throughput using a modified serial interface with FS active.

APPLICATION INFORMATION (continued)



Figure 59. Example Stimulus in Serial Interface With FS Active, Back-To-Back Conversion that Achieves 600 KSPS

RHP (S–PQFP–N28) PLASTIC QUAD FLATPACK



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No–Lead) Package configuration.
D. The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
E. Falls within JEDEC MO–220.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265