

Click here to ask an associate for production status of specific part numbers.

Low-Power IO-Link Device Transceiver with Dual Drivers

### **General Description**

The MAX14829 integrates the high-voltage functions commonly found in industrial sensors. The MAX14829 features two ultra low-power drivers with active reverse- polarity protection and is specified for operation with supply voltages from 9V to 60V. The high-voltage tolerance of the MAX14829 allows for the use of micro-TVS, simplifying transient protection.

Pins are used to configure and monitor the device. Driver overload and supply monitor outputs are available. Pincontrol allows for operation with switching sensors that do not use a microcontroller.

Two integrated linear regulators (3.3V and 5V) provide low-noise analog and logic supply rails for the device or external circuits.

The MAX14829 is available in a (4mm x 4mm) 24-pin TQFN package and is specified over the extended  $-40^{\circ}$ C to  $+125^{\circ}$ C temperature range.

### **Applications**

- Industrial Sensors
- IO-Link® Sensors and Actuators
- Safety Applications

#### **Benefits and Features**


- Low Power Dissipation Reduces the Thermal Footprint for Small Sensors
  - 2.3Ω/2.7Ω (typ) Driver On-Resistance
  - 60mW (typ) Operating Power Dissipation
- Configurability and Integration Reduce SKUs
  - Auxiliary 24V Digital Output (DO) and Input (DI)
  - Selectable Driver Current: 100mA to 330mA
  - Pin-Control Interface for Configuration and Monitoring
  - 3.3V and 5V Low-Noise Linear Regulators
  - Optional External Transistor Supports Higher Regulator Load Capability
  - Supervisors Monitor 24V Supply
- Selectable Driver Integrated Protection Enables
   Robust Communication
  - 65V Absolute Maximum Ratings on Interface and Supply Pins Allows for Flexible TVS Protection
  - 9V to 60V Specified Operation
  - Glitch Filters for Improved Burst and Noise Resilience
  - Thermal Shutdown Autoretry Cycling
  - Hot-Plug V<sub>24</sub> Supply Protection
  - Reverse Polarity Protection of All Sensor Interface
     Inputs/Outputs
  - -40°C to +125°C Operating Temperature Range

IO-Link is a registered trademark of Profibus User Organization (PNO).

Ordering Information appears at end of data sheet.

# Low-Power IO-Link Device Transceiver with Dual Drivers

# **Typical Operating Circuit**



### **Absolute Maximum Ratings**

(All voltages referenced to GND, unless otherwise noted.)	Continuous Current Into GND and V <sub>24</sub> ±1A
V <sub>24</sub> 70V to +65V	Continuous Current Into C/Q and DO
REG0.3V to (V <sub>5</sub> + 16V)	Continuous Current Into V5 and REG±100mA
V <sub>5</sub> , V <sub>L</sub> 0.3V to +6V	Continuous Current Into Any Other Pin±50mA
V <sub>33</sub>	Continuous Power Dissipation
C/Q, DO, DI max(-70V, V <sub>24</sub> - 70V) to min(+70V, V <sub>24</sub> + 70V)	TQFN (derate 27.8mW/°C above +70°C)2222mW
Logic Inputs:	Operating Temperature Range40°C to +125°C
ČL0, ČL1, TXEN, TX, LO,CQEN,	Maximum Junction TemperatureInternally Limited
DOEN (Note 1)0.3V to (V <sub>L</sub> + 0.3V)	Storage Temperature Range65°C to +150°C
Logic Outputs:	Soldering Temperature
RX, LI, WU0.3V to (V <sub>L</sub> + 0.3V)	Soldering, 10s+300°C
$\overline{\text{LOW24}}$ , $\overline{\text{UV24}}$ , $\overline{\text{CQOL}}$ , $\overline{\text{DOOL}}$	Reflow

Note 1: CQEN is connected to V<sub>5</sub> with an internal diode. Connecting CQEN to a voltage higher than V<sub>5</sub> can result in a large current sink until V<sub>5</sub> rises above CQEN.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

#### 24 TQFN

Package Code	T2444+4C				
Outline Number	<u>21-0139</u>				
Land Pattern Number	<u>90-0022</u>				
THERMAL RESISTANCE, FOUR-LAYER BOARD					
Junction to Ambient $(\theta_{JA})$	36°C/W				
Junction to Case (θ <sub>JC</sub> )	3°C/W				

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/</u> <u>thermal-tutorial</u>.

### **DC Electrical Characteristics**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>24</sub> Supply Voltage	V <sub>24</sub>		9		60	V
V <sub>24</sub> Undervoltage	Manager	V <sub>24</sub> rising	6	7.8	9	V
Lockout Threshold	V <sub>24UVLO</sub>	V <sub>24</sub> falling	6	7.2	9	V
V <sub>24</sub> Undervoltage Lockout Threshold Hysteresis	V <sub>24UVLO_</sub> HYS T			570		mV

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **DC Electrical Characteristics (continued)**

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
			C/Q and DO disabled (CQEN = Low, DOEN = Low)		0.14	0.5	
V <sub>24</sub> Supply Current	I <sub>24</sub>	V <sub>5</sub> powered externally, REG is unconnected	C/Q and DO high, CL0 = CL1 = High, no load on C/Q or DO		0.96	1.35	mA
			C/Q and DO low, CL0 = CL1 = High, no load on C/Q or DO		0.98	1.35	
V <sub>24</sub> Low-Voltage Warning Threshold	V <sub>24W</sub>			14.5	16.5	18	V
V <sub>5</sub> Supply Voltage				4.5		5.5	V
V <sub>5</sub> Undervoltage-	Marin a c	V <sub>5</sub> rising		2.8	3.5	4.5	v
Lockout Threshold	V <sub>5UVLO</sub>	V <sub>5</sub> falling		2.8	3.45	4.5	
V <sub>5</sub> Supply Current	I <sub>5_IN</sub> 1	External 5V applied to $V_5$ , REG is unconnected.	C/Q and DO disabled (CQEN = Low, DOEN = Low)		0.66	1.0	mA
			$\begin{array}{l} \mbox{C/Q and DO high,} \\ \mbox{CL0} = \mbox{CL1} = \mbox{High,} \\ \mbox{no load on C/Q,} \\ \mbox{DO, or V}_{33} \end{array}$		1.42	1.85	
			C/Q and DO low, CL0 = CL1 = High, no load on C/Q, DO, or $V_{33}$		1.56	2.0	
V <sub>L</sub> Logic-Level Supply Voltage	VL			2.5		5.5	V
V <sub>L</sub> Undervoltage Threshold	V <sub>LUVLO</sub>			0.9	1.7	2.4	V
V <sub>L</sub> Logic-Level Supply Current	ال	All logic inputs at V <sub>L</sub> outputs unconnected			0.25	3	μA
<b>5V LINEAR REGULATO</b>	R (V <sub>5</sub> )						
V <sub>5</sub> Output Voltage	V <sub>5</sub>	$\begin{array}{l} REG=V_5, \ no \ load \ o \\ 9V \leq V_{24} \leq 60V \end{array}$	n V <sub>5</sub> ,	4.75	5.00	5.25	V
Load Regulation	ΔV <sub>5_LDR</sub>	$\begin{array}{l} REG=V_5,0mA\leqI_1\\ V_{24}=24V \end{array}$	<sub>OAD</sub> ≤ 30mA,		0.02	0.2	%
Line Regulation	ΔV <sub>5_LNR</sub>	$REG = V_5, I_{LOAD} = 1mA,$ V <sub>24</sub> from 9V to 60V			0.01	4	mV/V
REG Output Current	I <sub>REG</sub>	Internal regulator or external NPN				30	mA
V <sub>24</sub> to REG Dropout Voltage	ΔV <sub>REG</sub>	V <sub>24</sub> = 9V, V <sub>5</sub> = 4.5V	I <sub>REG</sub> = 5mA		2.35		V
REG Open Voltage	V <sub>REG_OPN</sub>	V <sub>24</sub> = 60V, V <sub>5</sub> = 4.5V	/, no load on REG	10	13	16	V

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **DC Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
V <sub>5</sub> Capacitance	CV <sub>5</sub>	Allowed capacitance on $V_5$ , REG connected to $V_5$ (Note 3)		0.8	1	2	μF
3.3V LINEAR REGULATO	DR (V <sub>33</sub> )						
V <sub>33</sub> Output Voltage	V <sub>33</sub>	No load on V <sub>33</sub>		3.1	3.3	3.5	V
V <sub>33</sub> Load Regulation	V <sub>33_LDR</sub>	$0mA \le I_{LOAD} \le 30m$	A	0	0.4	0.8	%
V <sub>33</sub> Capacitance	CV <sub>33</sub>	Allowed capacitance	e on V <sub>33</sub> (Note 3)	0.8	1		μF
C/Q, DO DRIVER				·			
Driver On-Resistance	R <sub>OH</sub>	High-side enabled, V CL1 = CL0 = High, I (Note 3)			2.65	4.6	- Ω
Diver On-Resistance	R <sub>OL</sub>	Low-side enabled, V CL1 = CL0 = High, I (Note 3)	/ <sub>24</sub> = 24V, SINK = 200mA		2.3	4.45	
Driver Current Limit I <sub>CL</sub>			CL0 = Low, CL1 = Low	100	125	155	
	V <sub>DRIVER</sub> = (V <sub>24</sub> –	CL0 = High, CL1 = Low	210	252	295		
	'CL	3V) or 3V	CL0 = Low, CL1 = High	270	316	365	- mA -
			CL0 = High CL1 = High	330	380	430	
Driver Peak Current	I <sub>CL_PEAK</sub>	DC current, CL1 = h CL0 = high or low	igh or low,			490	mA
		C/Q driver is disable $V_{24} = 24V$ , ( $V_{24} - 68$		-70		+10	
C/Q Leakage Current	I <sub>LEAK_</sub> CQ	C/Q driver is disable $V_{24} = 30V, 0 \le V_{C/C}$ (Note 3)		-2.5		+2.5	μA
		DO driver is disable $V_{24} = 24V$ , ( $V_{24} - 65$		-10		+10	
DO Leakage Current	ILEAK_DO	DO driver is disable $V_{24} = 30V, 0 \le V_{DO}$ (Note 3)		-2.5		+2.5	μA
C/Q Output Reverse Current	I <sub>REV_CQ</sub>	C/Q driver enabled (CQEN = High, TXEN = High), $V_{24}$ = 30V, $V_{C/Q}$ = ( $V_{24}$ + 5V) or -5V		-60		+1000	μΑ
DO Output Reverse Current	I <sub>REV_DO</sub>	DO driver enabled (DOEN = High), $V_{24} = 30V, V_{DO} = (V_{24} + 5V) \text{ or } - 5V$		-60		+1000	μA
C/Q, DI RECEIVER							
Input Voltage Range	V <sub>IN</sub>	For valid RX/LI logic	:	V <sub>24</sub> - 65		+65	V
C/Q, DI Input Threshold	\/ <del>_</del>	CQEN = High,	V <sub>24</sub> > 18V	11	11.8	12.5	V
High	V <sub>TH</sub>	TXEN = Low	V <sub>24</sub> < 18V	59	65.5	72	% of V <sub>24</sub>

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **DC Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS
C/Q, DI Input Threshold	N	CQEN = High,	V <sub>24</sub> > 18V	9	9.8	10.5	V
Low	V <sub>TL</sub>	TXEN = Low	V <sub>24</sub> < 18V	45	54.5	63	% of V <sub>24</sub>
C/O. Di Innut i luctorogia	M	CQEN = High,	V <sub>24</sub> > 18V		2		V
C/Q, DI Input Hysteresis	V <sub>HYS_CQ</sub>	TXEN = Low	V <sub>24</sub> < 18V		11		% of V <sub>24</sub>
C/Q Input Capacitance	C <sub>IN_CQ</sub>	CQEN = High, TXEN = Low, f = 1	00kHz		50		pF
DI Input Capacitance	C <sub>IN_DI</sub>	f = 100kHz			10		pF
Di lagut Current			$\begin{array}{c} -5V \leq V_{DI} \leq (V_{24} + \\ 5V) \end{array}$	-10		+35	
DI Input Current	In_Di	V <sub>24</sub> = 24V	(V <sub>24</sub> - 65V) ≤ V <sub>DI</sub> ≤ +60V	-40		+200	μΑ
LOGIC INPUTS (CL0, CL	1, TXEN, TX, LC	, CQEN, DOEN)					
Logic Input Voltage Low	VIL					0.2 x V <sub>L</sub>	V
Logic Input Voltage High	VIH			0.8 x V <sub>L</sub>			V
Logic Input Leakage Current	ILEAK	Logic input = GND	or VL	-1		+1	μA
LOGIC OUTPUTS (RX, L	I, WU, LOW24, U	JV24, CQOL, DOOL	-				
Logic Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 5mA				0.4	V
Logic Output Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 5mA		V <sub>L</sub> - 0.4			V
LOW24, UV24, CQOL, DOOL Open-Drain Leakage Current	ILK_OD	LOW24, UV24, CO	QOL, DOOL high	-1		+1	μΑ
THERMAL MANAGEMEN	NT	•					
C/Q and DO Driver Thermal Shutdown Temperature	T <sub>SHUT_D</sub>	Driver temperature	e rising, driver is turned		+160		°C
C/Q and DO Driver Thermal Shutdown Temperature Hysteresis	T <sub>SHUT_DHYS</sub>	Driver temperature falling, driver is 15		15		°C	
IC Thermal Shutdown	T <sub>SHUT_IC</sub>	Die temperature ri	sing		+170		°C
IC Thermal Shutdown Hysteresis	TSHUT_ICHYS	Die temperature fa	alling		15		°C

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **AC Electrical Characteristics**

(V<sub>24</sub> = 18V to 30V, V<sub>5</sub> = 4.5V to 5.5V, V<sub>L</sub> = 2.5V to 5.5V, V<sub>GND</sub> = 0V, REG unconnected, all logic inputs at V<sub>L</sub> or GND, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>24</sub> = 24V, V<sub>5</sub> = 5V, V<sub>L</sub> = 3.3V, and T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
C/Q, DO DRIVER						
Driver Low-to-High Propagation Delay	<sup>t</sup> PDLH	TXEN = High, Figure 1		0.49	0.75	μs
Driver High-to-Low Propagation Delay	t <sub>PDHL</sub>	TXEN = High, <u>Figure 1</u>		0.61	0.95	μs
Driver Skew	t <sub>DSKEW</sub>	t <sub>PDLH</sub> - t <sub>PDHL</sub>  , TXEN = High, <u>Figure 1</u>	-0.4		+0.4	μs
Driver Rise Time	t <sub>RISE</sub>	TXEN = High, Figure 1		0.54	1	μs
Driver Fall Time	t <sub>FALL</sub>	TXEN = High, Figure 1		0.63	1	μs
Driver Enable Time High	t <sub>ENH</sub>	TXEN = High, Figure 3		0.46	0.9	μs
Driver Enable Time Low	t <sub>ENL</sub>	TXEN = High, Figure 2		0.52	0.9	μs
Driver Disable Time High	t <sub>DISH</sub>	TXEN = High, Figure 2		2.1	3	μs
Driver Disable Time Low	t <sub>DISL</sub>	TXEN = High, Figure 3		1.5	3	μs
C/Q, DI RECEIVER (Figu	<u>re 4)</u>		•			
C/Q Receiver Low-to- High Propagation Delay	<sup>t</sup> PRLH_CQ		0.825	1.56	2.25	μs
C/Q Receiver High-to- Low Propagation Delay	<sup>t</sup> PRHL_CQ		0.825	1.37	2.25	μs
C/Q Receiver Propagation Delay Skew	<sup>t</sup> RSKEW	<sup>t</sup> PRLH_CQ - <sup>t</sup> PRHL_CQ		0.19		μs
DI Receiver Low-to-High Propagation Delay	<sup>t</sup> PRLH_DI		1.3	2.2	3.7	μs
DI Receiver High-to-Low Propagation Delay	<sup>t</sup> PRHL_DI		1.3	2.2	3.7	μs
DRIVER CURRENT LIMIT	ING					
Blanking Time	t <sub>ARBL</sub>	AR = High or low		500		μs
Autoretry Period	t <sub>ARP</sub>	AR = High		50		ms
WAKE-UP DETECTION (	Figure 5)	·				
Wake-Up Input Minimum Pulse Width	twumin	C <sub>L</sub> = 3nF	55	66	75	μs
Wake-Up Input Maximum Pulse Width	<sup>t</sup> wumax		85	95	110	μs
WU Output Low Time	twul	Valid wake-up condition on C/Q	100	200	300	μs

**Note 2:** All devices are 100% production tested at  $T_A = +25^{\circ}$ C. Limits over the operating temperature range are guaranteed by design. **Note 3:** Not production tested. Guaranteed by design.

# Low-Power IO-Link Device Transceiver with Dual Drivers




Figure 1. C/Q and LO Driver Propagation Delays and Rise/Fall Times




Figure 2. C/Q Driver Enable Low and Disable High Timing with External Pullup Resistor

# Low-Power IO-Link Device Transceiver with Dual Drivers




Figure 3. C/Q Driver Enable High and Disable Low Timing





Figure 4. C/Q and DI Receiver Propagation Delays

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **Typical Operating Characteristics**


(V<sub>24</sub> = 24V, V<sub>L</sub> = V<sub>33</sub>, REG is shorted to V<sub>5</sub>, CQEN = V<sub>L</sub>, DOEN = V<sub>L</sub>, T<sub>A</sub> = +25°C, unless otherwise noted.)





# Low-Power IO-Link Device Transceiver with Dual Drivers


### **Typical Operating Characteristics (continued)**

 $(V_{24} = 24V, V_L = V_{33}, REG is shorted to V_5, CQEN = V_L, DOEN = V_L, T_A = +25^{\circ}C, unless otherwise noted.)$ 









C/Q DRIVER SWITCHING


INTO 1nF LOAD

10µs/div


TX 2V/div 0V

C/Q 5V/div


٥v




**C/Q RECEIVER INPUT CURRENT** 










www.analog.com

C<sub>LOAD</sub> = 1nF CL1 = CL0 = HIGH

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **Typical Operating Characteristics (continued)**


 $(V_{24} = 24V, V_L = V_{33}, REG is shorted to V_5, CQEN = V_L, DOEN = V_L, T_A = +25^{\circ}C, unless otherwise noted.)$ 



# Low-Power IO-Link Device Transceiver with Dual Drivers

## **Pin Configuration**

### **Pin Configuration**



### **Pin Description**

PIN	NAME	FUNCTION
1	CQOL	Open-Drain C/Q Driver Fault Output. CQOL asserts low when a current overload condition is detected on C/Q for longer than the blanking time, or when the C/Q driver goes into driver thermal shutdown.
2	RX	C/Q Receiver Logic Output. RX is the logic inverse of C/Q. Connect RX to the RX input of a UART for IOLink communication. RX is disabled and forced low when CQEN is low.
3	TXEN	C/Q Driver Enable Logic Input. Drive TXEN high to enable the C/Q driver. Drive TXEN low to disable the C/Q driver. Connect TXEN to the RTS output of a microcontroller for IO-Link communication.
4	ТХ	C/Q Driver Logic Input. C/Q is the logic inverse of the signal on TX when TXEN is high. Connect TX to the TX output of a UART for IO-Link communication.
5	V <sub>5</sub>	5V Linear Regulator Output/Supply Input. Bypass V <sub>5</sub> to GND with a 1 $\mu$ F capacitor. V <sub>5</sub> can be supplied by the internal 5V linear regulator or by an external regulator. To use the internal regulator, connect V <sub>5</sub> to REG, or to the emitter of an external NPN transistor. To bypass the internal regulator, leave REG unconnected and connect an external 5V supply directly to V <sub>5</sub> . 5V must be present on V <sub>5</sub> for normal operation.
6	REG	5V Regulator Control. To use the internal 5V linear regulator, connect REG to V <sub>5</sub> or connect REG to the base of an external NPN pass transistor. Leave REG unconnected and connect V <sub>5</sub> to an external 5V supply to bypass the internal regulator. 5V must be present on V <sub>5</sub> for normal operation.
7	AR	Autoretry Enable Logic Input. Drive AR high to enable autoretry overload cycling. Drive AR low to disable autoretry overload cycling.


# **Pin Description (continued)**

PIN	NAME	FUNCTION
8	C/Q	C/Q Transceiver Input/Output. Drive CQEN and TXEN high to enable the C/Q driver. The logic on the C/Q output is the logic inverse of the signal on TX. C/Q is high impedance when CQEN is low.
9	V <sub>24</sub>	Power Supply Input. Bypass $V_{24}$ to GND with a $0.1\mu F$ ceramic capacitor as close to the device as possible.
10	GND	Ground
11	DO	DO Driver Output. Drive DOEN high to enable the DO driver. DO is the logic inverse of the LO input. Drive DOEN low to disable the driver. DO is high impedance when DOEN is low.
12	DI	DI Receiver Input. LI is the logic inverse of the signal on the DI input. The DI receiver is always enabled.
13	V <sub>33</sub>	3.3V Linear Regulator Output. Bypass V <sub>33</sub> to GND with a 1µF capacitor as close to the IC as possible. V <sub>33</sub> is not required for normal operation. Connect V <sub>33</sub> to V <sub>5</sub> to disable the 3.3V linear regulator.
14	VL	Logic-Level Supply Input. V <sub>L</sub> defines the logic levels of the logic I/Os. Bypass V <sub>L</sub> to GND with a $0.1\mu$ F ceramic capacitor. Apply a voltage from 2.5V to 5.5V to V <sub>L</sub> for normal operation.
15	LI	DI Receiver Logic Output. LI is the logic inverse of the signal on the DI input. LI is always enabled.
16	DOEN	DO Driver Enable Logic Input. Drive DOEN high to enable the DO output. DO is high impedance when DOEN is low.
17	LO	DO Driver Logic Input. DO is the logic inverse of the signal on LO when DOEN is high.
18	WU	Push-Pull Wake-Up Detection Output. $\overline{WU}$ asserts low for 200µs (typ) when a valid IO-Link wake-up is detected on the C/Q line.
19	CQEN	C/Q Driver Enable Logic Input. Drive CQEN high to power the C/Q driver and receiver. C/Q is high impedance when CQEN is low. The C/Q driver and receiver are disabled when CQEN is low.
20	UV24	Open-Drain V <sub>24</sub> Supply Undervoltage Indicator Output. $\overline{UV24}$ asserts low when V <sub>24</sub> falls below the 7.2V (typ) undervoltage lockout (UVLO) threshold. $\overline{UV24}$ deasserts when V <sub>24</sub> rises above the 7.8V (typ) UVLO threshold.
21	CL1	Driver Current Limit Setting Inputs. Connect CL0 and CL1 high or low to set the maximum load current for the C/Q and DO driver outputs. See the <u>Table 3</u> and <u>Electrical Characteristics</u> table for more information.
22	CL0	Driver Current Limit Setting Inputs. Connect CL0 and CL1 high or low to set the maximum load current for the C/Q and DO driver outputs. See the <u>Table 3</u> and <u>Electrical Characteristics</u> table for more information.
23	LOW24	Open-Drain V <sub>24</sub> Supply Warning Voltage Indicator Output. $\overline{LOW24}$ asserts low when V <sub>24</sub> falls below the 16.5V (typ) warning voltage threshold. LOW24 deasserts when V <sub>24</sub> rises above 16.5V (typ).
24	DOOL	Open-Drain DO Driver Fault Output. DOOL asserts low when a current overload condition is detected on DO for longer than the blanking time, or when the DO driver goes into driver thermal shutdown
EP	EP	Exposed pad. Connect to ground. Not intended as the main ground connection.

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **Functional Diagram**

#### **Functional Diagram**



### **Detailed Description**

The MAX14829 is an industrial sensor output driver/IO-Link device transceiver. The IC integrates the high voltage functions commonly found in sensors, including two 24V line drivers (C/Q and DO) and two on-board linear regulators (LDOs). The integrated 3.3V and 5V LDOs provide the low-noise power needed for analog and logic supply rails.

The MAX14829 provides pins to configure and monitor device operation.

#### 24V Interface (V<sub>24</sub>, C/Q, DO, DI, GND)

The MAX14829 features an IO-Link transceiver interface capable of operating with voltages up to 60V. This is the 24V interface and includes the C/Q input/output, the logic-level digital output (DO), the logic-level digital input (DI), the V<sub>24</sub> supply, and ground. The MAX14829 features switching drivers at C/Q and DO.

#### C/Q and DO Configurable Drivers

The C/Q and DO drivers are push-pull (<u>Table 1</u> and <u>Table 2</u>). Toggle CQEN, TXEN, TX, DOEN, and LO to switch the C/Q and DO outputs and to operate C/Q and DO as NPN and PNP outputs.

#### C/Q and DO Driver Enable/Disable

The C/Q driver is enabled/disabled with the TXEN and CQEN inputs. Drive CQEN high to enable the C/Q transceiver and drive TXEN high to enable the C/Q driver. C/Q is the logic inverse of the TX input.

The DO driver is enabled/disabled with the DOEN input. Drive DOEN high to enable the DO driver. DO is the logic inverse of the LO input.

### Table 1. C/Q Driver Control

CQEN			C/Q D	RIVER
CQEN	TXEN	ТХ	LOW SIDE	HIGH SIDE
L	Х	Х	Driver and Rece	eiver are disabled
Н	L	Х	OFF	OFF
Н	Н	L	OFF	ON
Н	Н	Н	ON	OFF

#### Table 2. DO Control

		DO		
DOEN	LO	LOW SIDE	HIGH SIDE	
L	Х	OFF	OFF	
Н	L	OFF	ON	
Н	Н	ON	OFF	

#### C/Q and DO Driver Current Limit

The C/Q and DO drivers are optimized for driving large capacitive loads and dynamic impedances like incandescent lamps. The C/Q and DO driver current limit thresholds are selectable by setting the CL1 and CL0 pins (<u>Table 3</u>). When a load attempts to draw more current than the current limit threshold set by CL1 and CL0, the driver actively limits the load current so a higher current does not flow. If the overcurrent condition persists longer than the blanking time, the driver enters fault mode. See the <u>C/Q and DO Driver Fault Protection</u> section for more information.

#### **Table 3. Driver Current Limit Setting**

CL1	CL0	C/Q AND DO CURRENT LIMIT (mA)
L	L	125
L	Н	252

CL1	CL0	C/Q AND DO CURRENT LIMIT (mA)
Н	L	316
Н	Н	380

### Table 3. Driver Current Limit Setting (continued)

#### C/Q and DO Driver Fault Protection

The MAX14829 features two management functions to allow the C/Q and DO drivers to drive large loads: the blanking time, and autoretry.

Set AR high to enable autoretry cycling when an overcurrent condition occurs. In this mode, the driver is disabled after the 500µs (typ) blanking time and the driver fault indicator (CQOL or DOOL) asserts low. The driver is reenabled after the 50ms (typ) autoretry time. If the overcurrent condition is still present, the driver is again disabled after the blanking time and the cycle continues. The driver operates normally and the driver fault indicator deasserts within 50ms (typ) after the fault is removed.

Set AR low to disable autoretry cycling when an overcurrent occurs. In this mode, the driver fault indicator ( $\overline{CQOL}$  or  $\overline{DOOL}$ ) asserts low if the overcurrent condition is present for longer than 500µs (typ). If the driver temperature exceeds the driver thermal shutdown threshold, the driver is disabled. When the driver temperature then falls by the 15°C (typ) thermal shutdown hysteresis, the driver automatically is reenabled and the fault indicator pin deasserts. This thermal cycling repeats until the fault is removed.

#### C/Q Receiver Output (RX)

RX is the output of the C/Q receiver. RX is the inverse logic of the C/Q input. The C/Q transceiver is disabled and RX is low when CQEN is driven low.

#### C/Q and DI Receiver Threshold

The IO-Link standard defines device operation with a sensor supply between 18V and 30V. Industrial sensors, however, commonly operate with supply voltages as low as 9V. The MAX14829 C/Q and DI receivers support operation with lower supply voltages by scaling the receiver thresholds when  $V_{24}$  is less than 18V ( $V_{24} < 18V$ ).

#### **Reverse-Polarity Protection**

The MAX14829 is protected against reverse-polarity connections on  $V_{24}$ , C/Q, DO, DI, and GND. Any combination of these pins can be connected to DC voltages up to 65V (max), resulting in a current flow of less than 1mA.

Ensure that the maximum voltage between any of these pins does not exceed the limits in the <u>Absolute Maximum Ratings</u> section.

#### 5V and 3.3V Linear Regulators

The MAX14829 includes two internal regulators to generate 5V (V<sub>5</sub>) and 3.3V (V<sub>33</sub>).

The V<sub>5</sub> regulator is capable of driving external loads up to 30mA, including the device and 3.3V LDO current consumption. To drive larger loads, use an external pass transistor to generate the required 5V. When using an external transistor, connect REG to the base of the transistor to regulate the voltage and connect V<sub>5</sub> to the emitter (Figure 7).

When the internal 5V linear regulator is not used, V5 is the supply input for the internal analog and digital functions and must be supplied externally.

The MAX14829 requires a V5 supply for normal operation

The 3.3V regulator is capable of driving external loads up to 30mA.  $V_5$  and  $V_{33}$  are not protected against short circuits.

#### Power Up

The C/Q and DO driver outputs are high-impedance when  $V_{24}$ ,  $V_5$ , and  $V_L$  are below their respective undervoltage thresholds during power up.

The drivers are automatically disabled if any of the  $V_{24}$ ,  $V_5$ , or  $V_L$  supplies falls below its threshold.

#### Low Voltage and Undervoltage Detection

The device monitors the V<sub>24</sub> supply for low-voltage and undervoltage lockout (UVLO) conditions.  $\overline{LOW24}$  asserts low when the V<sub>24</sub> supply falls below the 16.5V (typ) warning threshold.

 $\overline{\text{UV24}}$  asserts when the V<sub>24</sub> supply falls below the 7.2V (typ) UVLO threshold. The C/Q and DO outputs are disabled, and the C/Q and DI receivers are disabled when V<sub>24</sub> falls below the UVLO threshold.

 $\overline{\text{LOW24}}$  and  $\overline{\text{UV24}}$  are open-drain outputs that are active when the V<sub>5</sub> supply voltage is higher than 1.5V (typ).  $\overline{\text{LOW24}}$  and  $\overline{\text{UV24}}$  do not depend on the presence of the V<sub>33</sub> or V<sub>L</sub> supplies. If the V<sub>5</sub> supply is powered by the integrated regulator (REG = V<sub>5</sub>), the V<sub>5</sub> voltage rises to 1.5V (typ) in 130µs (typ), based on a 1µF load on V<sub>5</sub>. Connect LOW24 and UV24 to a pullup voltage, typically V<sub>L</sub>, up to 6V. LOW24 and UV24 can be left unconnected if not used. Low-voltage and UVLO monitoring cannot be disabled. Refer to Table 4 and Table 5.

### Table 4. V<sub>24</sub> Voltage Detection (UV24 Output)

V <sub>5</sub> VOLTAGE (V)	V <sub>24</sub> VOLTAGE (V)	UV24 OUTPUT	
1.5V < V <sub>5</sub> < V <sub>5UVLO</sub>	$-70V \le V_{24} \le +65V$	Low	
	V <sub>24</sub> < V <sub>24UVLO</sub>	Low	
$V_{5UVLO} \le V_5$	V <sub>24UVLO</sub> ≤ V <sub>24</sub> ≤ +65V	High-Impedance	

### Table 5. V<sub>24</sub> Voltage Detection (LOW24 Output)

V <sub>5</sub> VOLTAGE (V)	V <sub>24</sub> VOLTAGE (V)	LOW24 OUTPUT	
1.5V < V <sub>5</sub> < V <sub>5UVLO</sub>	$-70V \le V_{24} \le +65V$	Low	
	V <sub>24</sub> < V <sub>24W</sub>	Low	
$V_{5UVLO} \le V_5$	$V_{24W} \le V_{24} \le +65V$	High-Impedance	

#### Wake-Up Detection

The MAX14829 detects an IO-Link wake-up condition on the C/Q line in all states (push-pull, NPN, and PNP). A wakeup condition is detected when the C/Q output is shorted for 80µs (typ). WU pulses low for 200µs (typ) when the device detects a wake-up pulse on C/Q (Figure 5).

The device includes a wake-up detection algorithm to avoid false wake-up detection on C/Q. No wake-up event is detected within 500µs (typ) after the C/Q driver changes state.

## Low-Power IO-Link Device Transceiver with Dual **Drivers**




Figure 5. Wake-Up Detection Timing

#### **Thermal Protection and Considerations**

The internal LDOs can dissipate a large amount of power when driving external loads. Ensure that the LDO and driver power dissipation is less than the package can dissipate. Total power dissipation for the device is calculated using the following equation:

$$P_{TOTAL} = P_{C/Q} + P_{DO} + P_{V5} + P_{33} + P_{24}$$

where:

$$P_{TOTAL} = P_{C/Q} + P_{DO} + P_{V5} + P_{33} + P_{24}$$

 $P_{C/Q}$  = Power dissipated by the C/Q driver,

P<sub>DO</sub> = Power dissipated by the DO driver,

 $P_{V5}$  and  $P_{V33}$  = Power dissipated by the LDOs,

 $P_{24}$  = Quiescent power dissipated by the device,

Ensure that the total power dissipation is less than the limits listed in the Absolute Maximum Ratings section.

Use the following to calculate the power dissipation (in mW) due to the C/Q driver:

 $P_{C/Q} = [I_{C/Q}(max)]^2 \times R_Q$ 

where R<sub>O</sub> driver on-resistance. Calculate the internal power dissipation of the DO driver using the following equation:

$$P_{DO} = [I_{DO}(max)]^2 \times R_O$$

where R<sub>O</sub> driver on-resistance.

Calculate the power dissipation in the 5V LDO, V<sub>5</sub>, using the following equation:

$$P_5 = (V_{24} - V_5) \times I_5$$

### Low-Power IO-Link Device Transceiver with Dual Drivers

where I<sub>5</sub> includes the I<sub>33</sub> current sourced from V<sub>33</sub>. Calculate the power dissipated in the 3.3V LDO, V<sub>33</sub>, using the following equation:

Calculate the quiescent power dissipation in the device using the following equation:

$$P_{24} = I_{24(max)} \times V_{24(max)}$$

#### **IC Thermal Shutdown**

The C/Q and DO drivers, and the V<sub>5</sub> and V<sub>33</sub> regulators are automatically switched off when the junction temperature exceeds the +170°C (typ) thermal shutdown threshold. Regulators are automatically switched on when the internal die temperature falls below the thermal shutdown threshold plus hysteresis.

### **Applications Information**

#### **Microcontroller Interfacing**

The logic levels of the interface I/Os are defined by the logic level supply, V<sub>L</sub>. Apply a voltage from 2.5V to 5.5V to V<sub>L</sub> for normal operation. Logic outputs are supplied by V<sub>L</sub>. Connect a UART to TXEN, TX, and RX for IO-Link communication.

#### **Transient Protection**

Inductive load switching, ESD, bursts, and surges create high transient voltages.  $V_{24}$ , C/Q, DI, and DO should be protected against high overvoltage and undervoltage transients. Positive voltage transients on  $V_{24}$ , C/Q, DO, and DI must be limited to +70V relative to GND. Negative voltage transients must be limited to -70V relative to  $V_{24}$ . Use protection diodes on C/Q, DO, and DI as shown in Figure 6.

For the standard ESD and burst protection required by the IO-Link specification, small package TVS can be used (like the DFN6-36 or the SPT01-335). If higher level surge ratings need to be achieved (IEC 61000-4-5  $\pm$ 1kV/42 $\Omega$ ), PDFN3-32 or SMM4F33 TVS protectors can also be used. Cost effective protection for  $\pm$ 1kV/500 $\Omega$  surge can also be achieved using varistors like the VC060326A580D. Because varistors have bipolar clamping, one varistor must be connected between each of the connector pins. This results in more varistors being required than if using unidirectional TVS protection.

#### Improved EFT/Burst Resilience

To improve data errors during EFT/burst testing, Maxim recommends adding a 390pF (typ) capacitor from C/Q to GND and from C/Q to  $V_{24}$ .

#### Using an External Transistor with the 5V Regulator

The internal 5V regulator (V<sub>5</sub>) can provide up to 30mA of total load current (including any load on the V<sub>33</sub> regulator) when V<sub>5</sub> is connected to REG. To achieve larger load currents or to shunt power dissipation away from the MAX14829, an external NPN transistor can be connected as shown in <u>Figure 7</u>.

Select an NPN transistor with high V<sub>CE</sub> voltage to support the max L+ supply voltage. In order to protect the NPN transistor against reverse polarity of the L+/L- supply terminals, connect a silicon or a Schottky diode in series with the NPN transistor collector that has a reverse voltage capability large enough for reverse connected L+/L-. A 1µF capacitor on V<sub>5</sub> is required for stability.

#### Using a Step-Down Regulator to Power V<sub>5</sub>

To decrease power dissipation in the MAX14829,  $V_5$  can be powered by an external step-down regulator. Leave REG unconnected and connect the output of the external regulator to the  $V_5$  input (<u>Figure 8</u>).




Figure 6. MAX14829 Operating Circuit with TVS Protection

## Low-Power IO-Link Device Transceiver with Dual Drivers




Figure 7. Using an External NPN Transistor with the 5V Regulator




Figure 8. Using an External Step-Down with the 5V Regulator

# Low-Power IO-Link Device Transceiver with Dual Drivers

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	
MAX14829ATG+	-40°C to +125°C	24 TQFN-EP*	
MAX14829ATG+T	-40°C to +125°C 24 TQFN-EP*		

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*EP = Exposed pad.

T = Tape & Reel.

# Low-Power IO-Link Device Transceiver with Dual Drivers

### **Revision History**

	ISION IBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
	0	10/18	Initial release	—
	1	7/20	Updated the Benefits and Features, Functional Diagram, Pin Description, and Transient Protection sections; updated TOC03	1–2, 10, 15, 19
	2	4/21	Added TOC23 and updated the Low Voltage and Undervoltage Detection section	12, 18
:	3	10/21	Updated Functional Diagram	15



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.