



Low Skew, 1-to-5, Differential-to-HSTL Fanout Buffer

ICS85214I

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017

DATA SHEET


GENERAL DESCRIPTION

The ICS85214I is a low skew, high performance 1-to-5 Differential-to-HSTL Fanout Buffer. The CLK0, nCLK0 pair can accept most standard differential input levels. The single ended CLK1 input accepts LVCMOS or LVTTTL input levels. Guaranteed output and part to part skew characteristics make the ICS85214I ideal for those clock distribution applications demanding well defined performance and repeatability.

FEATURES

- Five differential HSTL compatible outputs
- Selectable differential CLK0, nCLK0 or LVCMOS/LVTTTL clock inputs
- CLK0, nCLK0 pair can accept the following differential input levels: LVDS, LVPECL, HSTL, HCSL
- CLK1 can accept the following input levels: LVCMOS or LVTTTL
- Output frequency up to 700MHz
- Translates any single ended input signal to HSTL levels with resistor bias on nCLK0 input
- Output skew: 40ps (maximum)
- Part-to-part skew: 300ps (maximum)
- Propagation delay: 1.8ns (maximum)
- 3.3V core, 1.8V output operating supply
- Available in Lead-Free (RoHS 6) package
- -40°C to 85°C ambient operating temperature
- **For functional replacement part use 8523**

BLOCK DIAGRAM



PIN ASSIGNMENT

Q0	1	20	V _{DDO}
nQ0	2	19	nCLK_EN
Q1	3	18	V _{DDO}
nQ1	4	17	nc
Q2	5	16	CLK1
nQ2	6	15	CLK0
Q3	7	14	nCLK0
nQ3	8	13	nc
Q4	9	12	CLK_SEL
nQ4	10	11	GND

ICS85214I

20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm package body

G Package

Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential output pair. HSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. HSTL interface levels.
5, 6	Q2, nQ2	Output		Differential output pair. HSTL interface levels.
7, 8	Q3, nQ3	Output		Differential output pair. HSTL interface levels.
9, 10	Q4, nQ4	Output		Differential output pair. HSTL interface levels.
11	GND	Power		Power supply ground.
12	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1 input. When LOW, selects CLK0, nCLK0 input. LVTTTL / LVCMOS interface levels.
13, 17	nc	Unused		No connect.
14	nCLK0	Input	Pullup	Inverting differential clock input.
15	CLK0	Input	Pulldown	Non-inverting differential clock input.
16	CLK1	Input	Pulldown	Clock input. LVTTTL / LVCMOS interface levels.
18	V _{DD}	Power		Power supply pin.
19	nCLK_EN	Input	Pulldown	Synchronizing clock enable. When LOW, clock outputs follow clock input. When HIGH, Q outputs are forced low, nQ outputs are forced high. LVTTTL / LVCMOS interface levels.
20	V _{DDO}	Power		Output supply pin.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs	Outputs	
	Q0:Q4	nQ0:nQ4
nCLK_EN = 0	Enabled	Enabled
nCLK_EN = 1	Disabled; LOW	Disabled; HIGH

After nCLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0, nCLK0 inputs as described in Table 3B.




FIGURE 1. nCLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs				Outputs		Input to Output Mode	Polarity
CLK_SEL	CLK0	nCLK0	CLK1	Q0:Q4	nQ0:nQ4		
0	0	1	X	LOW	HIGH	Differential to Differential	Non Inverting
0	1	0	X	HIGH	LOW	Differential to Differential	Non Inverting
0	0	Biased; NOTE 1	X	LOW	HIGH	Single Ended to Differential	Non Inverting
0	1	Biased; NOTE 1	X	HIGH	LOW	Single Ended to Differential	Non Inverting
0	Biased; NOTE 1	0	X	HIGH	LOW	Single Ended to Differential	Inverting
0	Biased; NOTE 1	1	X	LOW	HIGH	Single Ended to Differential	Inverting
1	X	X	0	LOW	HIGH	Single Ended to Differential	Non Inverting
1	X	X	1	HIGH	LOW	Single Ended to Differential	Non Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, I_O	-0.5V to $V_{DD} + 0.5V$
Package Thermal Impedance, θ_{JA}	73.2°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Power Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Power Supply Voltage		1.6	1.8	2.0	V
I_{DD}	Power Supply Current				80	mA

TABLE 4B. LVCMOS / LVTTTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage	nCLK_EN, CLK_SEL	2		$V_{DD} + 0.3$	V
		CLK1	2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	nCLK_EN, CLK_SEL	-0.3		0.8	V
		CLK1	-0.3		1.3	V
I_{IH}	Input High Current	CLK1, CLK_SEL, nCLK_EN $V_{DD} = V_{IN} = 3.465V$			150	μA
I_{IL}	Input Low Current	CLK1, CLK_SEL, nCLK_EN $V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	nCLK0 $V_{DD} = V_{IN} = 3.465V$			5	μA
		CLK0 $V_{DD} = V_{IN} = 3.465V$			150	μA
I_{IL}	Input Low Current	nCLK0 $V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
		CLK0 $V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
V_{PP}	Peak-to-Peak Input Voltage		0.15		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2		0.5		$V_{DD} - 0.85$	V

NOTE 1: For single ended applications the maximum input voltage for CLK0, nCLK0 is $V_{DD} + 0.3V$.

NOTE 2: Common mode voltage is defined as V_{IH} .

TABLE 4D. HSTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		1		1.4	V
V_{OL}	Output Low Voltage; NOTE 1		0		0.4	V
V_{OX}	Output Crossover Voltage		$38\% \times (V_{OH} - V_{OL}) + V_{OL}$		$60\% \times (V_{OH} - V_{OL}) + V_{OL}$	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.1	V

NOTE 1: Outputs terminated with 50Ω to ground.

TABLE 5. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{OUT}	Output Frequency	CLK0, nCLK0			700	MHz
		CLK1			300	MHz
t_{PD}	Propagation Delay; NOTE 1	$f \leq 700\text{MHz}$	1.0		1.8	ns
tsk(o)	Output Skew; NOTE 2, 4				40	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				300	ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	200		800	ps
odc	Output Duty Cycle	CLK0, nCLK0		46	54	%
		CLK1	$f \leq 266\text{MHz}$	44	56	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at f_{OUT} unless noted otherwise.

NOTE: The cycle to cycle jitter on the input will equal the jitter on the output. The part does not add jitter.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


PARAMETER MEASUREMENT INFORMATION




3.3V/1.8V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




OUTPUT SKEW




PART-TO-PART SKEW




PROPAGATION DELAY



OUTPUT RISE/FALL TIME



PROPAGATION DELAY



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

APPLICATIONS INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{DD} = 3.3V$, R1 and R2 value should be adjusted to set V_{REF} at 1.25V. The values below are for when both the single-ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (R_o) and the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the

transmission line impedance. For most 50 applications, R3 and R4 can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than $-0.3V$ and V_{IH} cannot be more than $V_{DD} + 0.3V$. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, HSTL, HCSL and other differential signals. Both differential signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 3A to 3E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please

consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination




FIGURE 3A. CLK/nCLK INPUT DRIVEN BY AN IDT OPEN EMITTER LVHSTL DRIVER




FIGURE 3B. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3C. CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3E. CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER

SCHEMATIC EXAMPLE

Figure 4 shows a schematic example of the ICS85214I. In this example, the input is driven by an HSTL driver. The decoupling capacitors should be physically located

near the power pin. For ICS85214I, the unused outputs can be left floating.




FIGURE 4. ICS85214I HSTL BUFFER SCHEMATIC EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85214I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85214I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{DD_MAX} * I_{DD_MAX} = 3.465V * 80mA = 227.2mW$
- Power (outputs)_{MAX} = **32.8mW/Loaded Output pair**
If all outputs are loaded, the total power is $5 * 32.8mW = 164mW$

$$\text{Total Power}_{_MAX} (3.465V, \text{ with all outputs switching}) = 227.2mW + 164mW = 391.2mW$$

2. Junction Temperature.

Junction temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T_j , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below. Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ\text{C} + 0.391W * 66.6^\circ\text{C/W} = 111^\circ\text{C}. \text{ This is below the limit of } 125^\circ\text{C}.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 20-PIN TSSOP, FORCED CONVECTION

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

HSTL output driver circuit and termination are shown in *Figure 5*.




FIGURE 5. HSTL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = (V_{OH_MIN} / R_L) * (V_{DDO_MAX} - V_{OH_MIN})$$

$$Pd_L = (V_{OL_MAX} / R_L) * (V_{DDO_MAX} - V_{OL_MAX})$$

$$Pd_H = (1.0V / 50\Omega) * (2V - 1.0V) = \mathbf{20mW}$$

$$Pd_L = (0.4V / 50\Omega) * (2V - 0.4V) = \mathbf{12.8mW}$$

$$\text{Total Power Dissipation per output pair} = Pd_H + Pd_L = \mathbf{32.8mW}$$

RELIABILITY INFORMATION

TABLE 7. θ_{JA} vs. AIR FLOW TABLE FOR 20 LEAD TSSOP

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS85214I is: 674

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	Minimum	Maximum
N	20	
A	--	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	6.40	6.60
E	6.40 BASIC	
E1	4.30	4.50
e	0.65 BASIC	
L	0.45	0.75
α	0°	8°
aaa	--	0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85214AGILF	ICS85214AGIL	20 lead "Lead Free" TSSOP	Tube	-40°C to +85°C
85214AGILFT	ICS85214AGIL	20 lead "Lead Free" TSSOP	Tape and Reel	-40°C to +85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Inc. (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
A	T9	14	Added Lead-Free marking in Ordering Information table.	6/1/05
B	T9	15 16	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/25/10
B	T5 T9	4 - 5 5 7 14	AC/DC Characteristics Tables - corrected temperature in table headings from 0°C to -40°C. AC Characteristics Table - Added thermal note. Updated Wiring the differential Input to Accept Single Ended Levels application note. Ordering Information Table - Part/Order Number column, added suffix "T" in the order number for table and reel. Updated header and footer of the document.	5/6/11
B			Product Discontinuation Notice - Last time buy expires May 6, 2017. PDN CQ-16-01	6/3/16

We've Got Your Timing Solution.



www.IDT.com

6024 Silver Creek Valley Road
San Jose, CA 95138

Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

Tech Support

clocks@idt.com
+480-763-2056

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.