User's Manual



V850ES/KF1[™], V850ES/KG1[™], V850ES/KJ1[™]

32-Bit Single-Chip Microcontrollers

Hardware

V850ES/KF1:
μPD703208
μPD703208(A)
μPD703208Y
μPD703208Y(A)
μPD703209
μPD703209(A)
μPD703209Y
μPD703209Y(A)
μPD703210
μPD703210(A)
μPD703210Y
μPD703210Y(A)
μPD70F3210
μPD70F3210(A)
μPD70F3210Y
μPD70F3210Y(A)

V850ES/KG1: μPD703212 μPD703212(A) *u*PD703212Y μPD703212Y(A) μPD703213 μPD703213(A) μPD703213Y μPD703213Y(A) μPD703214 μPD703214(A) μ**PD703214**Υ μPD703214Y(A) μPD70F3214 μPD70F3214(A) μPD70F3214Y μPD70F3214Y(A) V850ES/KJ1: μPD703216 μPD703216(A) μPD703216Y μPD703216Y(A) μPD703217 μPD703217(A) μPD703217Y(A) μPD70F3217Y(A) μPD70F3217Y μPD70F3217Y μPD70F3217Y(A)

Document No. U15862EJ3V0UD00 (3rd edition) Date Published January 2003 N CP(K)

© NEC Electronics Corporation 2002 Printed in Japan [MEMO]

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC Electronics I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

V850 Series, V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are trademarks of NEC Electronics Corporation.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of November, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics America, Inc. (U.S.) • Filiale Italiana

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

- Sucursal en España Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60
- Succursale Française Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

Filiale Italiana Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

- Branch The Netherlands Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80
- Tyskland Filial Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388
- United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 6253-8311 Fax: 6250-3583

J02.11

Major Revisions in This Edition (1/2)

Pages	Description
Throughout	 Addition of the following special quality grade products. μPD703208(A), 703208Y(A), 703209(A), 703209Y(A), 703210(A), 703210Y(A), 703212(A), 703212Y(A), 703213(A), 703213Y(A), 703214Y(A), 703216(A), 703216Y(A), 703217Y(A), 7053210Y(A), 70F3210Y(A), 70F3210Y(A), 70F3214Y(A), 70F3217Y(A), 70F3217Y(A)
p. 33	Addition of Caution in 1.2.4 Pin configuration (top view) (V850ES/KF1)
p. 41	Addition of Caution in 1.3.4 Pin configuration (top view) (V850ES/KG1)
p. 49	Addition of Caution in 1.4.4 Pin configuration (top view) (V850ES/KJ1)
p. 55	Addition of description in CHAPTER 2 PIN FUNCTIONS and addition of Table 2-1 Pin I/O Buffer Power Supplies
pp.93, 95	Modification of description on recommended connection of P70 to P77, P78 to P715, IC, V _{PP} , and XT1 in 2.4 Pin I/O Circuits and Recommended Connection of Unused Pins
p. 134	Modification of description in 3.4.8 (2) Access to special on-chip peripheral I/O registers
p. 285	Modification of description in 5.11 Bus Timing
p. 291	Addition of 5.12 Cautions
p. 292	Addition of description on the main clock oscillator in 6.1 Overview
p. 293	Addition of description in 6.2 (1) Main clock oscillator
p. 296	Addition of Caution 3 in 6.3 (1) Processor clock control register (PCC)
p. 302	Addition of description in CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 TO 05
p. 306	Modification of description of Caution 4 in 7.2 (2) 16-bit timer capture/compare register 0n0 (CR0n0)
p. 307	Modification of description of Caution 4 in 7.2 (3) 16-bit timer capture/compare register 0n1 (CR0n1)
p. 311	Modification of description of Caution 1 in 7.3 (3) 16-bit timer output control register 0n (TOC0n)
p. 319	Addition of setting procedures and modification of description in 7.4.1 Operation as interval timer (16 bits)
p. 322	Addition of setting procedures in 7.4.2 PPG output operation
p. 324	Addition of Figure 7-6 Configuration of PPG Output
p. 325	Addition of Figure 7-7 PPG Output Operation Timing
p. 326	Addition of setting procedures in 7.4.3 Pulse width measurement
p. 334	Addition of setting procedures and addition of Caution 2 in 7.4.4 Operation as external event counter (16-bit timer/event counters 00, 01, 04 and 05 only)
p. 337	Addition of setting procedures and addition of Caution in 7.4.5 Square-wave output operation (16-bit timer/event counters 04 and 05 only)
p. 340	Addition of setting procedures in 7.4.6 One-shot pulse output operation
p. 340	Addition of Caution 2 in 7.4.6 (1) One-shot pulse output with software trigger
p. 342	Addition of Caution 2 in 7.4.6 (2) One-shot pulse output with external trigger
p. 349	Addition of Caution in 7.4.7 (10) (b) When setting CR0n0, CR0n1 to compare mode
p. 350	Addition of description in CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51
p. 369	Addition of description in CHAPTER 9 8-BIT TIMERS H0 AND H1
p. 373	Addition of Caution 3 in 9.3 (1) (a) 8-bit timer H mode register 0 (TMHMD0)
p. 374	Addition of Caution 3 in 9.3 (1) (b) 8-bit timer H mode register 1 (TMHMD1)
p. 386	Addition of Caution 2 in Figure 9-7 Transfer Timing
p. 388	Addition of Caution 4 in 9.4.3 (4) Timing chart
p. 427	Addition of 13.4 Relationship Between Analog Input Voltage and A/D Conversion Result

Major Revisions in This Edition (2/2)

Pages	Description
p. 430	Addition of 13.6 (3) A/D converter sampling time and A/D conversion start delay time
p. 432	Addition of 13.7 How to Read A/D Converter Characteristics Table
p. 441	Addition of description in CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE (UART)
p. 458	Modification of description in Figure 15-6 Continuous Transmission Starting Procedure
p. 473	Addition of description in CHAPTER 16 CLOCKED SERIAL INTERFACE 0 (CSI0)
p. 501	Modification of description in CHAPTER 17 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION
p. 544	Addition of description in CHAPTER 18 I ² C BUS
p. 682	Addition of Cautions in Table 25-1 Wiring Between µPD70F3210 and 70F3210Y (V850ES/KF1), and PG-FP3
p. 683	Addition of Figure 25-1 Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT, FA-80GK-9EU)
p. 684	Addition of Cautions in Table 25-2 Wiring Between µPD70F3214 and 70F3214Y (V850ES/KG1), and PG-FP3
p. 685	Addition of Figure 25-2 Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU)
p. 686	Addition of Cautions in Table 25-3 Wiring Between µPD70F3217 and 70F3217Y (V850ES/KJ1), and PG-FP3
p. 687	Addition of Figure 25-3 Wiring Example of V850ES/KJ1 Flash Writing Adapter (FA-144GJ-UEN)
p. 699	Addition of Note 1 and description in Absolute Maximum Ratings in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 700	Addition of description on storage temperature in Absolute Maximum Ratings in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 704	Addition of (i) Murata Manufacturing Co., Ltd.: Ceramic resonator (T _A = -40 to +85°C) in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 709	Change of values of supply current (flash memory version) in DC Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 710	Change of values of supply current (mask ROM version) in DC Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 711	Addition of Caution and a timing chart in Data Retention Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 715	Addition of Caution in Bus Timing (1) (a) CLKOUT asynchronous: In multiplex bus mode (2/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 720	Addition of Caution 2 in Bus Timing (2) (a) Read cycle (CLKOUT asynchronous): In separate bus mode (1/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 721	Addition of Cautions in Bus Timing (2) (a) Read cycle (CLKOUT asynchronous): In separate bus mode (2/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 723	Addition of Caution 2 in Bus Timing (2) (c) Write cycle (CLKOUT asynchronous): In separate bus mode (1/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 724	Addition of Cautions in Bus Timing (2) (c) Write cycle (CLKOUT asynchronous): In separate bus mode (2/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 730	Addition of description in Basic Operation in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 739	Addition of description in Flash Memory Programming Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS
p. 745	Addition of CHAPTER 28 RECOMMENDED SOLDERING CONDITIONS
p. 745	

The mark \star shows major revised points.

PREFACE

Readers	This manual is intended for users who wish to understand the functions of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 and design application systems using these products. The target products are as follows.			
		μPD703208, 70320	08Y, 703209, 703209 703213, 703213Y, 7032	
	 Special products: 	703216Y, 703217, 70F3214Y, 70F321 μPD703208(A),	703217Y, 70F3210, 7, 70F3217Y 703208Y(A), 70320	
		703210(A), 703210 703213Y(A), 7032 703217(A), 703217	DY(A), 703212(A), 703 14(A), 703214Y(A), 703 Y(A), 70F3210(A), 70F3 217(A), 70F3217Y(A)	3216(A), 703216Y(A),
Purpose		-	nderstanding of the har KJ1 shown in the Organ	
Organization	This manual is divided Architecture User's N	-	ware (this manual) and	Architecture (V850ES
	Hardware		Architecture	
	Pin functions		Data types	
	CPU function		Register set	
	On-chip peripheral fu	unctions	Instruction format ar	nd instruction set
	Flash memory progr	-	 Interrupts and except 	otions
	Electrical specification	ons	 Pipeline operation 	
How to Read This Manual	It is assumed that the	readers of this mai	nual have general know	vledge in the fields of
	electrical engineering,	logic circuits, and mi	crocontrollers.	
	grade p example	products for gener in this manual fo	in this manual apply t al electronic system r an application that oughly evaluate the co	s. When using an requires a "special"

2. When using this manual as a manual for a special grade product, read the part numbers as follows.

to be actually used to see if they satisfy the special quality grade.

μPD703208	\rightarrow	μPD703208(A)	μPD703214Y	\rightarrow	μPD703214Y(A)
μPD703208Y	\rightarrow	μPD703208Y(A)	μPD703216	\rightarrow	μPD703216(A)
μPD703209	\rightarrow	μPD703209(A)	μPD703216Y	\rightarrow	μPD703216Y(A)
μPD703209Y	\rightarrow	μPD703209Y(A)	μPD703217	\rightarrow	μPD703217(A)
μPD703210	\rightarrow	μPD703210(A)	μPD703217Y	\rightarrow	μPD703217Y(A)
μPD703210Y	\rightarrow	μPD703210Y(A)	μPD70F3210	\rightarrow	μPD70F3210(A)
μPD703212	\rightarrow	μPD703212(A)	μPD70F3210Y	\rightarrow	μPD70F3210Y(A)
μPD703212Y	\rightarrow	μPD703212Y(A)	μPD70F3214	\rightarrow	μPD70F3214(A)
μPD703213	\rightarrow	μPD703213(A)	μPD70F3214Y	\rightarrow	μPD70F3214Y(A)
μPD703213Y	\rightarrow	μPD703213Y(A)	μPD70F3217	\rightarrow	μPD70F3217(A)
μPD703214	\rightarrow	μPD703214(A)	μPD70F3217Y	\rightarrow	μPD70F3217Y(A)

To find the details of a register where the name is known

 \rightarrow Refer to APPENDIX A REGISTER INDEX.

To understand the details of an instruction function

 \rightarrow Refer to the V850ES Architecture User's Manual.

Register format

→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the overall functions of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 \rightarrow Read this manual according to the **CONTENTS**.

To know the electrical specifications of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 \rightarrow Refer to CHAPTER 26 ELECTRICAL SPECIFICATIONS.

Conventions	Data significance:	Higher digits on the left and lower digits on the right
	Active low representation	: xxx (overscore over pin or signal name)
	Memory map address:	Higher addresses on the top and lower addresses on the bottom
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numeric representation:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
	Prefix indicating power of	2 (address space, memory capacity):
		K (kilo): $2^{10} = 1,024$
		M (mega): 2 ²⁰ = 1,024 ²
		G (giga): $2^{30} = 1,024^3$

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850ES/KF1, V850ES/KG1, and V850ES/KJ1

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/KF1, V850ES/KG1, V850ES/KJ1 Hardware User's Manual	This manual

Documents related to development tools (user's manuals)

Document Name	Document No.	
IE-V850ES-G1 (In-Circuit Emulator)		To be prepared
IE-703217-G1-EM1 (In-Circuit Emulator Option	n Board)	To be prepared
CA850 Ver. 2.50 C Compiler Package	Operation	U16053E
	C Language	U16054E
	PM plus	U16055E
	Assembly Language	U16042E
ID850 Ver. 2.50 Integrated Debugger	Operation	U16217E
SM850 Ver. 2.50 System Simulator	Operation	U15182E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specifications	U14873E
RX850 Ver. 3.13 or Later Real-Time OS	Fundamental	U13430E
	Installation	U13410E
	Technical	U13431E
RX850 Pro Ver. 3.15 Real-Time OS	Fundamental	U13773E
	Installation	U13774E
	Technical	U13772E
RD850 Ver. 3.01 Task Debugger		U13737E
RD850 Pro Ver. 3.01 Task Debugger		U13916E
AZ850 Ver. 3.0 System Performance Analyzer		U14410E
PG-FP3 Flash Memory Programmer		U13502E
PG-FP4 Flash Memory Programmer		U15260E

CONTENTS

CHAPT	ER 1 INTRODUCTION	29
1.1	V850ES/KF1, V850ES/KG1, and V850ES/KJ1 Product Lineup	29
1.2	V850ES/KF1	31
	1.2.1 Features (V850ES/KF1)	
	1.2.2 Applications (V850ES/KF1)	
	1.2.3 Ordering information (V850ES/KF1)	
	1.2.4 Pin configuration (top view) (V850ES/KF1)	
	1.2.5 Function block configuration (V850ES/KF1)	35
1.3	V850ES/KG1	
	1.3.1 Features (V850ES/KG1)	
	1.3.2 Applications (V850ES/KG1)	40
	1.3.3 Ordering information (V850ES/KG1)	40
	1.3.4 Pin configuration (top view) (V850ES/KG1)	41
	1.3.5 Function block configuration (V850ES/KG1)	43
1.4	V850ES/KJ1	47
	1.4.1 Features (V850ES/KJ1)	47
	1.4.2 Applications (V850ES/KJ1)	48
	1.4.3 Ordering information (V850ES/KJ1)	48
	1.4.4 Pin configuration (top view) (V850ES/KJ1)	49
	1.4.5 Function block configuration (V850ES/KJ1)	51
СНАРТ	ER 2 PIN FUNCTIONS	55
2.1	List of Pin Functions	55
2.2	Pin Status	64
2.3	Description of Pin Functions	66
	2.3.1 V850ES/KF1	66
	2.3.2 V850ES/KG1	74
	2.3.3 V850ES/KJ1	83
2.4	Pin I/O Circuits and Recommended Connection of Unused Pins	93
2.5	Pin I/O Circuits	96
СНАРТ	ER 3 CPU FUNCTIONS	98
3.1	Features	98
3.2	CPU Register Set	99
	3.2.1 Program register set	100
	3.2.2 System register set	101
3.3	Operation Modes	107
3.4	Address Space	108
	3.4.1 CPU address space	108
	3.4.2 Image	109
	3.4.3 Wraparound of CPU address space	110
	3.4.4 Memory map	111
	3.4.5 Areas	113
	3.4.6 Peripheral I/O registers	119
	3.4.7 Special registers	131
	3.4.8 Cautions	134

		PORT FUNCTIONS	
4.1	Featu	res	137
	4.1.1	V850ES/KF1	137
	4.1.2	V850ES/KG1	137
	4.1.3	V850ES/KJ1	
4.2	Basic	Port Configuration	138
	4.2.1	V850ES/KF1	138
	4.2.2	V850ES/KG1	139
	4.2.3	V850ES/KJ1	-
4.3	Port C	configuration	141
	4.3.1	Port 0	142
	4.3.2	Port 1	149
	4.3.3	Port 3	153
	4.3.4	Port 4	165
	4.3.5	Port 5	172
	4.3.6	Port 6	182
	4.3.7	Port 7	194
	4.3.8	Port 8	198
	4.3.9	Port 9	204
	4.3.10	Port CD	223
	4.3.11	Port CM	227
	4.3.12	Port CS	234
	4.3.13	Port CT	240
	4.3.14	Port DH	246
	4.3.15	Port DL	251
4.4	Port F	unction Operation	262
	4.4.1	Write operation to I/O port	262
	4.4.2	Read operation from I/O port	262
	4.4.3	Arithmetic operation with I/O ports	262
CHAPT	ER 5 E	BUS CONTROL FUNCTION	
5.1	Featu	res	263
5.2	Bus C	ontrol Pins	263
	5.2.1	Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed	265
	5.2.2	Pin status in each operation mode	265
5.3	Memo	ry Block Function	266
	5.3.1	Chip select control function	269
5.4	Exterr	nal Bus Interface Mode Control Function	269
5.5	Bus A	ccess	270
	5.5.1	Number of clocks for access	270
	5.5.2	Bus size setting function	270
	5.5.3	Access by bus size	271
5.6	Wait F	unction	277
	5.6.1	Programmable wait function	277
	5.6.2	External wait function	
	5.6.3	Relationship between programmable wait and external wait	
	5.6.4	Programmable address wait function	
5.7		tate Insertion Function	

5.8	Bus Hold Function	282
	5.8.1 Functional outline	
	5.8.2 Bus hold procedure	
	5.8.3 Operation in power save mode	
5.9	Bus Priority	284
5.10	Boundary Operation Conditions	284
	5.10.1 Program space	
	5.10.2 Data space	
5.11	Bus Timing	285
5.12	Cautions	291
СНАРТ	ER 6 CLOCK GENERATION FUNCTION	
6.1	Overview	292
6.2	Configuration	293
6.3	Control Registers	295
6.4	Operation	299
	6.4.1 Operation of each clock	
	6.4.2 Clock output function	
	6.4.3 External clock input function	
6.5	PLL Function	300
	6.5.1 Overview	
	6.5.2 Control register	
	6.5.3 Usage	
CHAPT	ER 7 16-BIT TIMER/EVENT COUNTERS 00 TO 05	
7.1	Functions	
7.2	Configuration	
7.3	Control Registers	
7.4	Operation	
	7.4.1 Operation as interval timer (16 bits)	
	7.4.2 PPG output operation	
	7.4.3 Pulse width measurement	
	7.4.4 Operation as external event counter	
	7.4.5 Square-wave output operation	
	7.4.6 One-shot pulse output operation	
	7.4.7 Cautions	
СНАРТ	ER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51	350
8.1	Functions	350
8.2	Configuration	351
8.3	Control Registers	353
8.4	Operation	356
	8.4.1 Operation as interval timer (8 bits)	356
	8.4.2 Operation as external event counter (8 bits)	358
	8.4.3 Square-wave output operation (8-bit resolution)	359
	8.4.4 8-bit PWM output operation	361
	8.4.5 Operation as interval timer (16 bits)	
	8.4.6 Operation as external event counter (16 bits)	
	8.4.7 Square-wave output operation (16-bit resolution)	

 \star

	8.4.8 Cautions	368
СНАРТІ	ER 9 8-BIT TIMERS H0 AND H1	360
9.1	Functions	
9.2	Configuration	
9.3	Control Registers	
9.4	Operation	
5.4	9.4.1 Operation as interval timer	
	9.4.2 PWM pulse generator mode operation	
	9.4.3 Carrier generator mode operation	
СНАРТІ	ER 10 REAL-TIME OUTPUT FUNCTION (RTO)	
10.1	Function	
10.2	Configuration	393
10.3	RTO Control Registers	394
10.4	Operation	396
10.5	Usage	397
10.6	Cautions	397
10.7	Security Function	398
	ER 11 WATCH TIMER FUNCTIONS	
11.1	Functions	
11.2	Configuration	
11.3	Watch Timer Control Registers	
11.4	Operation	
	11.4.1 Operation as watch timer	
	11.4.2 Operation as interval timer	
	11.4.3 Cautions	
11.5	Prescaler 3	
	11.5.1 Control registers	
	11.5.2 Generation of count clock	407
СНАРТІ	ER 12 WATCHDOG TIMER FUNCTIONS	408
12.1	Watchdog Timer 1	
	12.1.1 Functions	
	12.1.2 Configuration	
	12.1.3 Watchdog timer 1 control register	
	12.1.4 Operation	
12.2	Watchdog Timer 2	
	12.2.1 Functions	416
	12.2.2 Configuration	417
	12.2.3 Watchdog timer 2 control register	
	12.2.4 Operation	419
	ER 13 A/D CONVERTER	
13.1	Function	
13.2	Configuration	
13.3	Control Registers	
13.4	Relationship Between Analog Input Voltage and A/D Conversion Result	427

 \star

13.5	Operation	428
	13.5.1 Basic operation	428
	13.5.2 Conversion operation (software trigger mode)	429
	13.5.3 Power fail monitoring function	429
13.6	Cautions	430
13.7	How to Read A/D Converter Characteristics Table	432
СНАРТЕ	ER 14 D/A CONVERTER	
14.1	Functions	436
14.2	Configuration	
14.3	D/A Converter Control Register	
14.4	Operation	439
	14.4.1 Operation in normal mode	439
	14.4.2 Operation in real-time output mode	439
	14.4.3 Cautions	440
СНАРТЕ	ER 15 ASYNCHRONOUS SERIAL INTERFACE (UART)	441
15.1	Selecting UART2 or I ² C1 Mode	441
15.2	Features	442
15.3	Configuration	443
15.4	Control Registers	445
15.5	Interrupt Requests	452
15.6	Operation	453
	15.6.1 Data format	453
	15.6.2 Transmit operation	454
	15.6.3 Continuous transmission operation	456
	15.6.4 Receive operation	460
	15.6.5 Reception error	461
	15.6.6 Parity types and corresponding operation	463
	15.6.7 Receive data noise filter	
15.7	Dedicated Baud Rate Generator n (BRGn)	465
	15.7.1 Baud rate generator n (BRGn) configuration	465
	15.7.2 Serial clock generation	
	15.7.3 Baud rate setting example	469
	15.7.4 Allowable baud rate range during reception	470
	15.7.5 Transfer rate during continuous transmission	
15.8	Cautions	472
СНАРТЕ	ER 16 CLOCKED SERIAL INTERFACE 0 (CSI0)	
16.1	Features	
16.2	Configuration	
16.3	Control Registers	
16.4	Operation	
	16.4.1 Single transfer mode	485
	16.4.2 Repeat transfer mode	
16.5	Output Pins	500

 \star

17.1	Functions	501
17.2	Configuration	502
17.3	Control Registers	504
17.4	Operation	513
	17.4.1 Operation stop mode	513
	17.4.2 3-wire serial I/O mode	513
	17.4.3 3-wire serial I/O mode with automatic transmit/receive function	521
CHAPTE	ER 18 I ² C BUS	
18.1	Selecting UART2 or I ² C1 Mode	
18.2	Features	
18.3	Configuration	
18.4	Control Registers	
18.5	Functions	
	18.5.1 Pin configuration	
18.6	I ² C Bus Definitions and Control Methods	
	18.6.1 Start condition	
	18.6.2 Addresses	
	18.6.3 Transfer direction specification	
	18.6.4 Acknowledge signal (ACK)	
	18.6.5 Stop condition	
	18.6.6 Wait signal (WAIT)	
18.7	I ² C Interrupt Requests (INTIICn)	
	18.7.1 Master device operation	
	18.7.2 Slave device operation (when receiving slave address data (match with SVAn))	
	18.7.3 Slave device operation (when receiving extension code)	
	18.7.4 Operation without communication	
	18.7.5 Arbitration loss operation (operation as slave after arbitration loss)	
40.0	18.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)	
18.8	Interrupt Request (INTIICn) Generation Timing and Wait Control	
18.9	Address Match Detection Method	
	Error Detection	
	Extension Code	
	Arbitration	
	Wakeup Function	
	Communication Reservation	
	Cautions Communication Operations	
10.10	18.16.1 Master operations	
10 17	18.16.2 Slave operation Timing of Data Communication	
10.17		000
СНАРТЕ	R 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION	607
19.1	Overview	
	19.1.1 Features	
19.2	Non-Maskable Interrupts	
	19.2.1 Operation	
	19.2.2 Restore	
	19.2.3 NP flag	
	··	013

	19.2.4 Noise elimination for NMI pin	
	19.2.5 Edge detection function for NMI pin	
19.3	Maskable Interrupts	622
	19.3.1 Operation	
	19.3.2 Restore	624
	19.3.3 Priorities of maskable interrupts	
	19.3.4 Interrupt control register (xxICn)	629
	19.3.5 Interrupt mask registers 0 to 2 (IMR0 to IMR2)	634
	19.3.6 In-service priority register (ISPR)	637
	19.3.7 Maskable interrupt status flag	
	19.3.8 Watchdog timer mode register 1 (WDTM1)	
	19.3.9 Elimination of noise from INTP0 to INTP6	
	19.3.10 INTP0 to INTP6 edge detection function	
19.4	Software Exceptions	
	19.4.1 Operation	
	19.4.2 Restore	
	19.4.3 Exception status flag (EP)	
19.5	Exception Trap	
	19.5.1 Illegal op code	
	19.5.2 Debug trap	
19.6	Multiple Interrupt Servicing Control	
19.7	Interrupt Response Time	
19.8	Periods in Which Interrupts Are Not Acknowledged by CPU	
10.0		
СНАРТ	ER 20 KEY INTERRUPT FUNCTION	654
CHAPT 20.1	ER 20 KEY INTERRUPT FUNCTION	654 654
СНАРТ	ER 20 KEY INTERRUPT FUNCTION	654 654
CHAPT 20.1 20.2	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register	654 654 655
CHAPT 20.1 20.2 CHAPT	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register	654 654 655 656
CHAPT 20.1 20.2 CHAPT 21.1	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview	
CHAPT 20.1 20.2 CHAPT	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode	
CHAPT 20.1 20.2 CHAPT 21.1	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status	
CHAPT 20.1 20.2 CHAPT 21.1	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode	
CHAPT 20.1 20.2 CHAPT 21.1 21.2	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode	
CHAPT 20.1 20.2 CHAPT 21.1 21.2	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4	Figure 1 Function Function Key Interrupt Control Register Figure 2 Function Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode 21.4.1 Securing Oscillation Stabilization Time Subclock Operation Mode	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time	
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4	Fer 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register Fer 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time Subclock Operation Mode 21.6.1 Setting and operation status	654
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4 21.5 21.6	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time Subclock Operation Mode 21.6.1 Setting and operation status	654 654 655 655 656 659 659 659 661 661 661 663 663 663 663 663 663 665 666 666
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4 21.5 21.6	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time Subclock Operation Mode 21.6.1 Setting and operation status 21.6.2 Releasing subclock operation mode	654
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4 21.5 21.6	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time Subclock Operation Mode 21.6.1 Setting and operation status 21.6.2 Releasing subclock operation mode Sub-IDLE Mode 21.7.1 Setting and operation status	654 654 655 655 656 659 659 659 661 661 661 663 663 663 663 663 663 663
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4 21.5 21.6 21.7	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time Subclock Operation Mode 21.6.1 Setting and operation status 21.6.2 Releasing subclock operation mode Sub-IDLE Mode 21.7.1 Setting and operation status 21.7.2 Releasing subclock	654 654 655 655 656 659 659 659 661 661 661 663 663 663 663 663 663 663
CHAPT 20.1 20.2 CHAPT 21.1 21.2 21.3 21.4 21.5 21.6 21.7 21.8	ER 20 KEY INTERRUPT FUNCTION Function Key Interrupt Control Register ER 21 STANDBY FUNCTION Overview HALT Mode 21.2.1 Setting and operation status 21.2.2 Releasing HALT mode IDLE Mode 21.3.1 Setting and operation status 21.3.2 Releasing IDLE mode STOP Mode 21.4.1 Setting and operation status 21.4.2 Releasing STOP mode Securing Oscillation Stabilization Time Subclock Operation Mode 21.6.1 Setting and operation status 21.6.2 Releasing subclock operation mode Sub-IDLE Mode 21.7.1 Setting and operation status 21.7.2 Releasing subclock	654

	22.1	Overv	/iew	671
	22.2	Config	guration	671
	22.3	Opera	ation	
Cł	НАРТЕ	ER 23	REGULATOR	675
	23.1	Overv	/iew	675
	23.2	Opera	ation	675
CI	НАРТЕ	ER 24	ROM CORRECTION FUNCTION	677
	24.1		riew	
	24.2		ol Registers	
			Correction address registers 0 to 3 (CORAD0 to CORAD3)	
			Correction control register (CORCN)	
	24.3	ROM	Correction Operation and Program Flow	
CI	НАРТЕ	ER 25	FLASH MEMORY	681
	25.1		res	
	25.2		ig with Flash Programmer	
	25.3	-	amming Environment	
	25.4		nunication Mode	
	25.5		rocessing	
			VPP pin	
		25.5.2		
		25.5.3	- F	
			Port pins	
		25.5.5		
			Power supply	
	25.6	•	amming Method	
		25.6.1		
		25.6.2		
		25.6.3		
			Communication commands	
		25.6.5	Resources used	
Cl	HAPTE	R 26	ELECTRICAL SPECIFICATIONS	699
CI	HAPTE	R 27	PACKAGE DRAWINGS	741
* Cl	НАРТЕ	ER 28	RECOMMENDED SOLDERING CONDITIONS	745
AI	PPEND	DIX A	REGISTER INDEX	748
* AI	PPEND	ых в	REVISION HISTORY	755

Figure No. Title Page 3-1 3-2 3-3 3-4 Internal ROM/Internal Flash Memory Area (128 KB)113 3-5 3-6 Internal ROM Area (96 KB) 114 3-7 Internal ROM Area (64 KB) 114 3-8 3-9 Internal RAM Area (4 KB) 117 3-10 4-1 Block Diagram of P00 and P01147 4-2 Block Diagram of P10 and P11152 4-3 4-4 4-5 Block Diagram of P31, P32, and P34......161 4-6 Block Diagram of P33 and P35......162 4-7 4-8 Block Diagram of P38 and P39164 4-9 Block Diagram of P40169 Block Diagram of P41170 4-10 4-11 Block Diagram of P42171 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20 4-21 Block Diagram of P614 and P615 193 4-22 4-23 4-24 4-25 4-26 Block Diagram of P91218 Block Diagram of P93, P95, P97, and P910219 4-27 4-28 4-29 Block Diagram of P99 and P912221 Block Diagram of P913 to P915222 4-30 4-31 4-32 Block Diagram of PCM0 and PCM3......231 4-33 Block Diagram of PCM1 and PCM2......232

LIST OF FIGURES (1/6)

LIST OF FIGURES (2/6)

Figure N	lo. Title	Page
4-34	Block Diagram of PCM4 and PCM5	233
4-35	Block Diagram of PCS0 to PCS3	
4-36	Block Diagram of PCS4 to PCS7	
4-37	Block Diagram of PCT0, PCT1, PCT4, and PCT6	
4-38	Block Diagram of PCT2, PCT3, PCT5, and PCT7	
4-39	Block Diagram of PDH0 to PDH7	
4-40	Block Diagram of PDL0 to PDL15	
5-1	Data Memory Map (V850ES/KF1)	266
5-2	Data Memory Map (V850ES/KG1)	
5-3	Data Memory Map (V850ES/KJ1)	
5-4	Little Endian Address in Word	271
5-5	Example of Inserting Wait States	279
5-6	Multiplex Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)	
5-7	Multiplex Bus Read Timing (Bus Size: 8 Bits)	
5-8	Multiplex Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)	
5-9	Multiplex Bus Write Timing (Bus Size: 8 Bits)	
5-10	Multiplex Bus Hold Timing (Bus Size: 16 Bits, 16-Bit Access)	
5-11	Separate Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)	
5-12	Separate Bus Read Timing (Bus Size: 8 Bits)	
5-13	Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)	
5-14	Separate Bus Write Timing (Bus Size: 8 Bits)	289
5-15	Separate Bus Hold Timing (Bus Size: 8 Bits, Write)	290
5-16	Address Wait Timing (Separate Bus Read, Bus Size: 16 Bits, 16-Bit Access)	290
6-1	Clock Generator	293
7-1	Block Diagram of 16-Bit Timer/Event Counter 0n	
7-2	Control Register Setting Contents During Interval Timer Operation	320
7-3	Configuration of Interval Timer	320
7-4	Timing of Interval Timer Operation	321
7-5	Control Register Settings in PPG Output Operation	
7-6	Configuration of PPG Output	324
7-7	PPG Output Operation Timing	325
7-8	Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register	
7-9	Configuration for Pulse Width Measurement with Free-Running Counter	
7-10	Timing of Pulse Width Measurement with Free-Running Counter and One Capture Register	
-	(with Both Edges Specified)	
7-11	Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter	
7-12	CR0n1 Capture Operation with Rising Edge Specified	
7-13	Timing of Pulse Width Measurement with Free-Running Counter (with Both Edges Specified)	
7-14	Control Register Settings for Pulse Width Measurement with Free-Running Counter	
	and Two Capture Registers	

LIST OF FIGURES (3/6)

Figure No.	Title	Page
7-15	Timing of Pulse Width Measurement with Free-Running Counter and Two Capture Registers	
	(with Rising Edge Specified)	
7-16	Control Register Settings for Pulse Width Measurement by Restarting	
7-17	Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified)	
7-18	Control Register Settings in External Event Counter Mode	
7-19	Configuration of External Event Counter	
7-20	Timing of External Event Counter Operation (with Rising Edge Specified)	
7-21	Control Register Settings in Square-Wave Output Mode	
7-22	Timing of Square-Wave Output Operation	
7-23	Control Register Settings for One-Shot Pulse Output with Software Trigger	
7-24	Timing of One-Shot Pulse Output Operation with Software Trigger	
7-25	Control Register Settings for One-Shot Pulse Output with External Trigger	
7-26	Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)	
7-27	Start Timing of 16-Bit Timer Counter 0n	
7-28	Data Hold Timing of Capture Register	
7-29	Operation Timing of OVF0n Flag	
8-1	Block Diagram of 8-Bit Timer/Event Counters 50 and 51	
8-2	Timing of Interval Timer Operation	
8-3	Timing of External Event Counter Operation (with Rising Edge Specified)	
8-4	Timing of Square-Wave Output Operation	
8-5	Timing of PWM Output Operation	
8-6	Timing of Operation Based on CR5n Register Transitions	
8-7	Cascade Connection Mode with 16-Bit Resolution	
8-8	Start Timing of Timer 5n	
9-1	Block Diagram of 8-Bit Timers H0 and H1	
9-2	Register Settings in Interval Timer Mode	
9-3	Timing of Interval Timer Operation	
9-4	Register Settings in PWM Pulse Generator Mode	
9-5	Operation Timing in PWM Pulse Generator Mode	
9-6	Connection Example of 8-Bit Timer Hn and 8-Bit Timer/Event Counter 5n	
9-7	Transfer Timing	
9-8	Register Settings in Carrier Generator Mode	
9-9	Carrier Generator Mode	
10-1	Block Diagram of RTO	
10-2	Example of Operation Timing of RTO0 (When EXTR0 = 0, BYTE0 = 0)	
10-3	Block Diagram of Security Function	398
11-1	Block Diagram of Watch Timer	
11-2	Block Diagram of Prescaler 3	
11-3	Operation Timing of Watch Timer/Interval Timer	
11-4	Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s) 405

LIST OF FIGURES (4/6)

Figure No	D. Title	Page
12-1	Block Diagram of Watchdog Timer 1	
12-2	Block Diagram of Watchdog Timer 2	
13-1	Block Diagram of A/D Converter	420
13-2	Operation Sequence	424
13-3	Relationship Between Analog Input Voltages and A/D Conversion Results	427
13-4	Power Fail Monitoring Function (PFCM = 0)	429
13-5	Timing of A/D Converter Sampling and A/D Conversion Start Delay	430
13-6	Overall Error	432
13-7	Quantization Error	433
13-8	Zero-Scale Error	433
13-9	Full-Scale Error	434
13-10	Differential Linearity Error	434
13-11	Integral Linearity Error	435
13-12	Sampling Time	435
14-1	Block Diagram of D/A Converter	436
15-1	Selecting Mode of UART2 or I ² C1	441
15-2	Block Diagram of Asynchronous Serial Interface n	444
15-3	Format of Asynchronous Serial Interface Transmit/Receive Data	453
15-4	Asynchronous Serial Interface Transmission Completion Interrupt Timing	455
15-5	Continuous Transmission Processing Flow	457
15-6	Continuous Transmission Starting Procedure	458
15-7	Continuous Transmission End Procedure	459
15-8	Asynchronous Serial Interface Reception Completion Interrupt Timing	461
15-9	When Reception Error Interrupt Is Separated from INTSRn Interrupt (ISRMn Bit = 0)	462
15-10	When Reception Error Interrupt Is Included in INTSRn Interrupt (ISRMn Bit = 1)	462
15-11	Noise Filter Circuit	464
15-12	Timing of RXDn Signal Judged as Noise	464
15-13	Configuration of Baud Rate Generator n (BRGn)	465
15-14	Allowable Baud Rate Range During Reception	470
15-15	Transfer Rate During Continuous Transmission	472
16-1	Block Diagram of Clocked Serial Interface	476
16-2	Timing Chart in Single Transfer Mode	486
16-3	Timing Chart According to Clock Phase Selection	488
16-4	Timing Chart of Interrupt Request Signal Output in Delay Mode	490
16-5	Repeat Transfer (Receive-Only) Timing Chart	493
16-6	Repeat Transfer (Transmission/Reception) Timing Chart	495
16-7	Timing Chart of Next Transfer Reservation Period	496
16-8	Transfer Request Clear and Register Access Conflict	498
16-9	Interrupt Request and Register Access Conflict	499

LIST OF FIGURES (5/6)

Figure No	. Title	Page
17-1	Block Diagram of CSIAn	503
17-2	3-Wire Serial I/O Mode Timing	
17-2	Format of Transmit/Receive Data	
17-4	Transfer Bit Order Switching Circuit	
17-5	Automatic Transmission/Reception Mode Operation Timings	
17-6	Automatic Transmission/Reception Mode Flowchart	
17-7	Internal Buffer RAM Operation in 6-Byte Transmission/Reception	
	(in Automatic Transmission/Reception Mode)	
17-8	Automatic Transmission Mode Operation Timing	
17-9	Automatic Transmission Mode Flowchart	
17-10	Internal Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode)	
17-11	Repeat Transmission Mode Operation Timing	
17-12	Repeat Transmission Mode Flowchart	
17-13	Internal Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode)	
17-14	Format of CSIAn Transmit/Receive Data	
17-15	Automatic Transmission/Reception Suspension and Restart	
17-16	Automatic Data Transmit/Receive Interval Time	
18-1	Selecting Mode of UART2 or I ² C1	
18-2	Block Diagram of I ² Cn	
18-3	Serial Bus Configuration Example Using I ² C Bus	
18-4	Pin Configuration Diagram	
18-5	I ² C Bus's Serial Data Transfer Timing	
18-6	Start Conditions	
18-7	Address	
18-8	Transfer Direction Specification	
18-9	ACK Signal	
18-10	Stop Condition	
18-11	Wait Signal	
18-12	Arbitration Timing Example	
18-13	Communication Reservation Timing	
18-14	Timing for Accepting Communication Reservations	
18-15	Communication Reservation Flowchart	
18-16	Master Operation Flowchart (1)	
18-17	Master Operation Flowchart (2)	
18-18	Slave Operation Flowchart	
18-19	Example of Master to Slave Communication	
	(When 9-Clock Wait Is Selected for Both Master and Slave)	601
18-20	Example of Slave to Master Communication	
	(When 9-Clock Wait Is Selected for Both Master and Slave)	604
19-1	Acknowledging Non-Maskable Interrupt Requests	
19-2	Non-Maskable Interrupt Servicing	617
19-3	RETI Instruction Processing	618

LIST OF FIGURES (6/6)

Figure N	o. Title	Page
19-4	Maskable Interrupt Servicing	623
19-5	RETI Instruction Processing	
19-6	Example of Interrupt Nesting	
19-7	Example of Servicing Simultaneously Generated Interrupt Requests	
19-8	Software Exception Processing	
19-9	RETI Instruction Processing	
19-10	Exception Trap Processing	
19-11	Processing Flow for Restore from Exception Trap	
19-12	Debug Trap Processing	
19-13	Processing Flow for Restore from Debug Trap	
19-14	Pipeline Operation During Interrupt Request Acknowledgment (Outline)	
20-1	Key Return Block Diagram	654
21-1	Status Transition	657
21-2	Oscillation Stabilization Time	665
22-1	Reset Block Diagram	671
22-2	Hardware Status on RESET Input	674
22-3	Operation on Power Application	674
23-1	Regulator	675
23-2	REGC Pin Connection	676
24-1	Block Diagram of ROM Correction	
24-2	ROM Correction Operation and Program Flow	680
25-1	Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT, FA-80GK-9EU)	
25-2	Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU)	
25-3	Wiring Example of V850ES/KJ1 Flash Writing Adapter (FA-144GJ-UEN)	
25-4	Environment for Writing Program to Flash Memory	
25-5	Communication with Dedicated Flash Programmer (UART0)	
25-6	Communication with Dedicated Flash Programmer (CSI00)	
25-7	Communication with Flash Programmer (CSI00+HS)	
25-8	Example of Connection of VPP Pin	
25-9	Signal Collision (Input Pin of Serial Interface)	
25-10	Malfunction of Other Device	
25-11	Signal Collision (RESET Pin)	
25-12	Flash Memory Manipulation Procedure	
25-13	Flash Memory Programming Mode	
25-14	Communication Commands	

Table No. Title Page 2-1 2-2 2-3 2-4 3-1 3-2 3-3 4-1 Port Configuration (V850ES/KG1)141 4-2 4-3 Port Configuration (V850ES/KJ1)141 4-4 4-5 Alternate-Function Pins of Port 1 (V850ES/KG1, V850ES/KJ1)149 4-6 4-7 Alternate-Function Pins of Port 3 (V850ES/KF1)154 Alternate-Function Pins of Port 3 (V850ES/KG1, V850ES/KJ1)154 4-8 4-9 4-10 4-11 Alternate-Function Pins of Port 6 (V850ES/KJ1)......182 Alternate-Function Pins of Port 7 (V850ES/KF1, V850ES/KG1)194 4-12 4-13 Alternate-Function Pins of Port 7 (V850ES/KJ1)......195 4-14 Alternate-Function Pins of Port 8 (V850ES/KJ1)......198 4-15 Alternate-Function Pins of Port 9 (V850ES/KG1, V850ES/KJ1)205 4-16 4-17 4-18 4-19 4-20 4-21 4-22 4-23 Alternate-Function Pins of Port CT (V850ES/KF1, V850ES/KG1)240 4-24 4-25 4-26 Alternate-Function Pins of Port DH (V850ES/KJ1)246 4-27 4-28 5-1 5-2 5-3 5-4 5-5 5-6 Pin Status When Internal ROM, Internal RAM, or On-Chip Peripheral I/O Is Accessed265

LIST OF TABLES (1/4)

LIST OF TABLES (2/4)


Table No.	Title	Page
5-7	Bus Priority	
6-1	Operation Status of Each Clock	299
7-1	Configuration of 16-Bit Timer/Event Counters 00 to 05	
7-2	Valid Edge of TI0n0 Pin and Capture Trigger of CR0n0 Register	
7-3	Valid Edge of TI0n1 Pin and Capture Trigger of CR0n0 Register	
7-4	Valid Edge of TI0n0 Pin and Capture Trigger of CR0n1 Register	
8-1	Configuration of 8-Bit Timer/Event Counters 50 and 51	351
9-1	Configuration of 8-Bit Timers H0 and H1	
10-1	Configuration of RTO	
10-2	Operation During Manipulation of Real-Time Output Buffer Registers n	
10-3	Operation Modes and Output Triggers of Real-Time Output Port (n = 0)	
10-4	Operation Modes and Output Triggers of Real-Time Output Port (n = 1, V850ES/KJ1 only)	
11-1	Interval Time of Interval Timer	401
11-2	Configuration of Watch Timer	402
11-3	Interval Time of Interval Timer	404
12-1	Configuration of Watchdog Timer 1	410
12-2	Program Loop Detection Time of Watchdog Timer 1	414
12-3	Interval Time of Interval Timer	415
12-4	Configuration of Watchdog Timer 2	417
12-5	Watchdog Timer 2 Clock Selection	418
13-1	Configuration of A/D Converter	421
13-2	Operation Mode Control	424
13-3	A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Set Value)	431
14-1	Configuration of D/A Converter	437
15-1	Generated Interrupts and Default Priorities	452
15-2	Reception Error Causes	461
15-3	Baud Rate Generator Setting Data	469
15-4	Maximum and Minimum Allowable Baud Rate Error	471
16-1	SCK0n Pin Output Status	500
16-2	SOOn Pin Output Status	500
17-1	Configuration of CSIAn	
17-2	Relationship Between Buffer RAM Address Values and ADTP0 Register Setting Values	509

LIST OF TABLES (3/4)

Table No.	Title	Page
17-3	Relationship Between Buffer RAM Address Values and ADTP1 Register Setting Values	509
17-4	CSIA0 Buffer RAM	
17-5	CSIA1 Buffer RAM	
17-6	Relationship Between Buffer RAM Address Values and ADTP0 Register Setting Values	
17-7	Relationship Between Buffer RAM Address Values and ADTP1 Register Setting Values	
18-1	Configuration of I ² Cn	
18-2	Selection Clock Setting	
18-3	INTIICn Generation Timing and Wait Control	
18-4	Extension Code Bit Definitions	
18-5	Status During Arbitration and Interrupt Request Generation Timing	
18-6	Wait Periods	
19-1	Interrupt Source List (V850ES/KF1)	
19-2	Interrupt Source List (V850ES/KG1)	610
19-3	Interrupt Source List (V850ES/KJ1)	612
19-4	NMI Valid Edge Specification	
19-5	Interrupt Control Registers (xxICn) (V850ES/KF1)	630
19-6	Interrupt Control Registers (xxICn) (V850ES/KG1)	631
19-7	Interrupt Control Registers (xxICn) (V850ES/KJ1)	632
19-8	INTP0 to INTP3 Pins Valid Edge Specification	641
19-9	INTP4 to INTP6 Pins Valid Edge Specification	642
20-1	Assignment of Key Return Detection Pins	654
21-1	Standby Modes	656
21-2	Operation After Releasing HALT Mode by Interrupt Request	659
21-3	Operation Status in HALT Mode	
21-4	Operation After Releasing IDLE Mode by Interrupt Request	
21-5	Operation Status in IDLE Mode	
21-6	Operation After Releasing STOP Mode by Interrupt Request	
21-7	Operation Status in STOP Mode	
21-8	Operation Status in Subclock Operation Mode	
21-9	Operation After Releasing Sub-IDLE Mode by Interrupt Request	
21-10	Operation Status in Sub-IDLE Mode	
22-1	Hardware Status on RESET Pin Input or Occurrence of WDTRES2	673
22-2	Hardware Status on Occurrence of WDTRES1	673
24-1	Correspondence Between CORCN Register Bits and CORADn Registers	679
25-1	Wiring Between μ PD70F3210 and 70F3210Y (V850ES/KF1), and PG-FP3	
25-2	Wiring Between μ PD70F3214 and 70F3214Y (V850ES/KG1), and PG-FP3	
25-3	Wiring Between µPD70F3217 and 70F3217Y (V850ES/KJ1), and PG-FP3	

LIST OF TABLES (4/4)

Table No.	Title	Page
25-4	Signals Generated by Dedicated Flash Programmer (PG-FP3)	
25-5	Pins Used by Each Serial Interface	
25-6	Communication Modes	
25-7	Flash Memory Control Commands	
25-8	Response Commands	698
28-1	Surface Mounting Type Soldering Conditions	



1.1 V850ES/KF1, V850ES/KG1, and V850ES/KJ1 Product Lineup

Differences Between Products

Function		Timer				Serial Interface			A/D	D/A	RTO	I/O	Other		
Part No.		8-Bit	16-Bit	тмн	Watch	WDT	CSI	CSIA	UART	I ² C					
V850ES/KF1	µPD703208	2 ch	2 ch	2 ch	1 ch	2 ch	2 ch	1 ch	2 ch	-	8 ch	-	6 ch	67	-
	µPD703208Y									1 ch					
	µPD703209									I					
	µPD703209Y									1 ch					
	μPD703210									I					
	μPD703210Y									1 ch					
	µPD70F3210									I					
	μ PD70F3210Y									1 ch					
1	μPD703212	2 ch	4 ch	2 ch	1 ch	2 ch	2 ch	2 ch	2 ch	1	8 ch	2 ch	6 ch	84	-
	μPD703212Y									1 ch					
	μPD703213									1					
S/K0	μPD703213Y									1 ch					
V850ES/KG1	μPD703214									١					
87	μPD703214Y									1 ch					
	μPD70F3214									1					
	μPD70F3214Y									1 ch					
	μPD703216	2 ch	6 ch	2 ch	1 ch	2 ch	3 ch	2 ch	3 ch	١	16 ch	2 ch	12 ch	128	-
V850ES/KJ1	μPD703216Y									2 ch					
	μPD703217									I					
	μPD703217Y									2 ch					
	μPD70F3217									-					
	μPD70F3217Y									2 ch					

Remark In this manual, the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 product names are used as follows.

Mask ROM versions

V850ES/KF1: μPD703208, 703208Y, 703209, 703209Y, 703210, 703210Y V850ES/KG1: μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y V850ES/KJ1: μPD703216, 703216Y, 703217, 703217Y

• Flash memory versions

V850ES/KF1: μPD70F3210, 70F3210Y V850ES/KG1: μPD70F3214, 70F3214Y V850ES/KJ1: μPD70F3217, 70F3217Y

• I²C bus versions

V850ES/KF1: μPD703208Y, 703209Y, 703210Y, 70F3210Y V850ES/KG1: μPD703212Y, 703213Y, 703214Y, 70F3214Y V850ES/KJ1: μPD703216Y, 703217Y, 70F3217Y

1.2 V850ES/KF1

1.2.1 Features (V850ES/KF1)

- O Number of instructions: 83
- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits \times 32 registers
- O Instruction set: Signed multiplication ($16 \times 16 \rightarrow 32$): 1 to 2 clocks
 - (Instructions without creating register hazards can be continuously executed in parallel) Saturated operations (overflow and underflow detection functions are included) 32-bit shift instruction: 1 clock
 - Bit manipulation instructions
 - Load/store instructions with long/short format
- O Memory space: 64 MB of linear address space
 - Memory block division function: 2 MB, 64 KB (Total of 2 blocks)
- O External bus interface

16-bit data bus

O Internal memory

μPD703208, 703208Y (Mask ROM: 64 KB/RAM: 4 KB) μPD703209, 703209Y (Mask ROM: 96 KB/RAM: 4 KB) μPD703210, 703210Y (Mask ROM: 128 KB/RAM: 6 KB)

- μPD70F3210, 70F3210Y (Flash memory: 128 KB/RAM: 6 KB)
- O Interrupts and exceptions

Non-maskable interrupts: 3 sources

Maskable interrupts:	30 sources (μPD703208, 703209, 703210, 70F3210)					
	31 sources (µPD703208Y, 703209Y, 703210Y, 70F3210Y)					
Software exceptions:	32 sources					
Exception trap:	1 source					
Total: 67						

- O I/O lines: Tota
- Key interrupt function
- O Timer/counter

16-bit timer/event counter: 2 channels8-bit timer/event counter: 2 channels

- 8-bit timer H: 2 channels
- O Watch timer: 1 channel
- O Watchdog timers

Watchdog timer 1 (also usable as oscillation stabilization timer): 1 channel Watchdog timer 2: 1 channel

O Serial interface (SIO)

- Asynchronous serial interface (UART): 2 channels
- 3-wire serial I/O (CSI0): 2 channels

3-wire serial I/O (with automatic transmit/receive function) (CSIA): 1 channel

- I²C bus interface (I²C): 1 channel
- (µPD703208Y, 703209Y, 703210Y, 70F3210Y)
- O A/D converter: 10-bit resolution \times 8 channels
- O Real-time output port: 6 bits \times 1 channel
- O Power-save functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes

- O ROM correction: 4 correction addresses specifiable
- O Packages: 80-pin plastic QFP (14×14)
 - 80-pin plastic TQFP (fine pitch) (12×12)

1.2.2 Applications (V850ES/KF1)

Audio equipment, etc.

1.2.3 Ordering information (V850ES/KF1)

Part Number	Package	Quality Grade
μPD703208GC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703208YGC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703208GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703208YGK-×××-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μPD703209GC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703209YGC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703209GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12×12)	Standard
μPD703209YGK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12×12)	Standard
μPD703210GC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703210YGC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703210GK-×××-9EU	80-pin plastic TQFP (fine pitch) (12×12)	Standard
μPD703210YGK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12×12)	Standard
μPD70F3210GC-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD70F3210YGC-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD70F3210GK-9EU	80-pin plastic TQFP (fine pitch) (12×12)	Standard
μPD70F3210YGK-9EU	80-pin plastic TQFP (fine pitch) (12 \times 12)	Standard
μ PD703208GC(A)- \times ×-8BT ^{Note}	80-pin plastic QFP (14 $ imes$ 14)	Special
μ PD703208YGC(A)- \times 8BT ^{Note}	80-pin plastic QFP (14 $ imes$ 14)	Special
μ PD703208GK(A)- \times -9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD703208YGK(A)-×××-9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD703209GC(A)- \times +8BT ^{Note}	80-pin plastic QFP (14 $ imes$ 14)	Special
μ PD703209YGC(A)- \times 8BT ^{Note}	80-pin plastic QFP (14 $ imes$ 14)	Special
μ PD703209GK(A)- \times +9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12×12)	Special
μ PD703209YGK(A)- \times -9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12×12)	Special
μ PD703210GC(A)- \times ×-8BT ^{Note}	80-pin plastic QFP (14 $ imes$ 14)	Special
μ PD703210YGC(A)- \times 8BT ^{Note}	80-pin plastic QFP (14 $ imes$ 14)	Special
μ PD703210GK(A)- \times -9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD703210YGK(A)-×××-9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD70F3210GC(A)-8BT ^{Note}	80-pin plastic QFP (14 \times 14)	Special
μ PD70F3210YGC(A)-8BT ^{Note}	80-pin plastic QFP (14 \times 14)	Special
μPD70F3210GK(A)-9EU ^{Νοτε}	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special
μ PD70F3210YGK(A)-9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12 \times 12)	Special

Note Under development

Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

1.2.4 Pin configuration (top view) (V850ES/KF1)

 uPD703209GK-xxx-9EU

 uPD703209YGK-xxx-9EU

 uPD703210GC-xxx-8BT

 uPD703210YGC-xxx-8BT

 uPD703210GK-xxx-9EU

 uPD703210YGK-xxx-9EU

 uPD703210YGK-xxx-9EU

 uPD703210GC(A)-xxx-8BT

 uPD703210YGC(A)-xxx-8BT

 uPD703210YGC(A)-xxx-9EU

 uPD703210GK(A)-xxx-9EU


 uPD703210YGK(A)-xxx-9EU

 uPD703210YGK(A)-xxx-9EU

 uPD7053210YGC(A)-8BT

 uPD70F3210YGC(A)-8BT

μPD70F3210GC-8BT μPD70F3210YGC-8BT μPD70F3210GK-9EU μPD70F3210YGK-9EU μPD703208GC(A)-×××-8BT μPD703208YGC(A)-×××-8BT μPD70F3210GK(A)-9EU μPD70F3210YGK(A)-9EU




Pin Identification (V850ES/KF1)

AD0 to AD15:	Address/data bus	RD:	Read strobe
ANI0 to ANI7:	Analog input	REGC:	Regulator control
ASCK0:	Asynchronous serial clock	RESET:	Reset
ASTB:	Address strobe	RTP00 to RTP05:	Real-time output port
AVREF0:	Analog reference voltage	RXD0, RXD1:	Receive data
AVss:	Ground for analog	SCK00, SCK01,	
CLKOUT:	Clock output	SCKA0:	Serial clock
CS0, CS1:	Chip select	SCL0:	Serial clock
EVDD:	Power supply for port	SDA0:	Serial data
EVss:	Ground for port	SI00, SI01,	
HLDAK:	Hold acknowledge	SIA0:	Serial input
HLDRQ:	Hold request	SO00, SO01,	
IC:	Internally connected	SOA0:	Serial output
INTP0 to INTP6:	Interrupt request from peripherals	TI000, TI001,	
KR0 to KR7:	Key return	TI010, TI011,	
NMI:	Non-maskable interrupt request	TI50, TI51:	Timer input
P00 to P06:	Port 0	TO00, TO01,	
P30 to P35, P38, P39:	Port 3	TO50, TO51,	
P40 to P42:	Port 4	TOH0, TOH1:	Timer output
P50 to P55:	Port 5	TXD0, TXD1:	Transmit data
P70 to P77:	Port 7	VDD:	Power supply
P90, P91, P96 to P99,:	Port 9	VPP:	Programming power supply
P913 to P915		Vss:	Ground
PCM0 to PCM3:	Port CM	WAIT:	Wait
PCS0, PCS1:	Port CS	WR0:	Lower byte write strobe
PCT0, PCT1,		WR1:	Upper byte write strobe
PCT4, PCT6:	Port CT	X1, X2:	Crystal for main clock
PDL0 to PDL15:	Port DL	XT1, XT2:	Crystal for subclock

1.2.5 Function block configuration (V850ES/KF1)

(1) Internal block diagram



(2) Internal units

(a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing. Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) help accelerate processing of complex instructions.

(b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

(c) ROM

This consists of a 128 KB, 96 KB, or 64 KB mask ROM or flash memory mapped to the address spaces from 0000000H to 001FFFFH, 0000000H to 0017FFFH, or 0000000H to 000FFFFH, respectively. ROM can be accessed by the CPU in one clock cycle during instruction fetch.

(d) RAM

This consists of a 6 KB or 4 KB RAM mapped to the address spaces from 3FFD800H to 3FFEFFFH or 3FFE000H to 3FFEFFFH, respectively.

RAM can be accessed by the CPU in one clock cycle during data access.

(e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed for interrupt sources.

(f) Clock generator (CG)

The clock generator includes two types of oscillators: one for the main clock (fxx) and one for the subclock (fx τ). It generates seven types of clocks (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fx τ), and supplies one of them as the operating clock for the CPU (fcPu).

(g) Timer/counter

Two 16-bit timer/event counter channels and two 8-bit timer/event counter channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output. Two 8-bit timer/event counters can be connected in cascade to configure a 16-bit timer. Two 8-bit timer H channels are provided on chip.

(h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or f_{BRG} (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

(i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset signal (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request (INTWDTM1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

(j) Serial interface (SIO)

The V850ES/KF1 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0n), a clocked serial interface (with an automatic transmit/receive function) (CSIA0), and an I²C bus interface (I²C0). The μ PD703208, 703209, 703210, and 70F3210 can simultaneously use up to five channels, and the μ PD703208Y, 703209Y, 703210Y, and 70F3210Y up to six channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0n, data is transferred via the SO0n, SI0n, and SCK0n pins.

For CSIA0, data is transferred via the SOA0, SIA0, and SCKA0 pins.

For I²C0, data is transferred via the SDA0 and SCL0 pins.

 I^2C0 is provided only for the μ PD703208Y, 703209Y, 703210Y, and 70F3210Y.

For UART, a dedicated baud rate generator is provided on chip.

Remark n = 0, 1

(k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 8 analog input pins. Conversion is performed using the successive approximation method.

(I) ROM correction

This function is used to replace part of a program in the mask ROM with that contained in the internal RAM. Up to four correction addresses can be specified.

(m) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

(n) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of an external trigger signal or a timer compare register match signal.

For the V850ES/KF1, a 1-channel 6-bit data real-time output function is provided on chip.

(o) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Port Function	Control Function
P0	7-bit I/O	General-purpose port	NMI, external interrupt, timer output
P3	8-bit I/O		Serial interface, timer I/O
P4	3-bit I/O		Serial interface
P5	6-bit I/O		Serial interface, timer I/O, key interrupt function, real-time output function
P7	8-bit input		A/D converter analog input
P9	9-bit I/O		Serial interface, timer output, external interrupt, key interrupt function
PCM	4-bit I/O		External bus interface
PCS	2-bit I/O		Chip select output
PCT	4-bit I/O		External bus interface
PDL	16-bit I/O		External address/data bus

1.3 V850ES/KG1

1.3.1 Features (V850ES/KG1)

- O Number of instructions: 83
- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits \times 32 registers
- O Instruction set: Signed multiplication (16 \times 16 \rightarrow 32): 1 to 2 clocks
 - (Instructions without creating register hazards can be continuously executed in parallel)Saturated operations (overflow and underflow detection functions are included)32-bit shift instruction: 1 clock
 - Bit manipulation instructions
 - Load/store instructions with long/short format
- O Memory space: 64 MB of linear address space
 - Memory block division function: 2 MB, 2 MB (Total of 2 blocks)
- O External bus interface
 - 16-bit data bus Address bus: Separate output possible

O Internal memory

μPD703212, 703212Y (Mask ROM: 64 KB/RAM: 4 KB) μPD703213, 703213Y (Mask ROM: 96 KB/RAM: 4 KB) μPD703214, 703214Y (Mask ROM: 128 KB/RAM: 6 KB) μPD70F3214, 70F3214Y (Flash memory: 128 KB/RAM: 6 KB)

O Interrupts and exceptions

Non-maskable interrupts: 3 sources

Maskable interrupts:	35 sources (µPD703212, 703213, 703214, 70F3214)
	36 sources (µPD703212Y, 703213Y, 703214Y, 70F3214Y)
Software exceptions:	32 sources
Exception trap:	1 source

O I/O lines: Total: 84

- O Key interrupt function
- O Timer/counter

16-bit timer/event counter: 4 channels

8-bit timer/event counter: 2 channels

8-bit timer H: 2 channels

O Watch timer: 1 channel

O Watchdog timers

Watchdog timer 1 (also usable as oscillation stabilization timer): 1 channel Watchdog timer 2: 1 channel

O Serial interface (SIO)

- Asynchronous serial interface (UART): 2 channels
- 3-wire serial I/O (CSI0): 2 channels
- 3-wire serial I/O (with automatic transmit/receive function) (CSIA): 2 channels
- I²C bus interface (I²C): 1 channel
- (µPD703212Y, 703213Y, 703214Y, 70F3214Y)
- O A/D converter: 10-bit resolution \times 8 channels
- O D/A converter: 8-bit resolution \times 2 channels
- O Real-time output port: 6 bits \times 1 channel
- O Power-save functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes

- O ROM correction: 4 correction addresses specifiable
- O Packages: 100-pin plastic LQFP (fine pitch) (14×14)

1.3.2 Applications (V850ES/KG1)

Audio equipment, etc.

1.3.3 Ordering information (V850ES/KG1)

Part Number	Package	Quality Grade
μPD703212GC-×××-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703212YGC-×××-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703213GC-×××-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703213YGC-×××-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703214GC-×××-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703214YGC-×××-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD70F3214GC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD70F3214YGC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703212GC(A)-×××-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μ PD703212YGC(A)- \times *-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213GC(A)-×××-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μ PD703213YGC(A)- \times *-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214GC(A)-×××-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μ PD703214YGC(A)- \times *-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μ PD70F3214GC(A)-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 \times 14)	Special
μPD70F3214YGC(A)-8EU ^{№te}	100-pin plastic LQFP (fine pitch) (14 \times 14)	Special

Note Under development


Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

1.3.4 Pin configuration (top view) (V850ES/KG1)

100-pin plastic LQFP (fine pitch) (14 × 14) μPD703212GC-×××-8EU μPD703213GC-×××-8EU μPD703213YGC-×××-8EU μPD703212GC(A)-×××-8EU μPD703212YGC(A)-×××-8EU μPD703213GC(A)-×××-8EU μPD703213YGC(A)-×××-8EU

μPD703214GC-xxx-8EU μPD703214YGC-xxx-8EU μPD70F3214GC-8EU μPD70F3214YGC-8EU μPD703214GC(A)-xxx-8EU μPD703214YGC(A)-xxx-8EU μPD70F3214GC(A)-8EU μPD70F3214YGC(A)-8EU




Pin Identification (V850ES/KG1)

A0 to A21:	Address bus	RD:	Read strobe
AD0 to AD15:	Address/data bus	REGC:	Regulator control
ANI0 to ANI7:	Analog input	RESET:	Reset
ANO0, ANO1:	Analog output	RTP00 to RTP05:	Real-time output port
ASCK0:	Asynchronous serial clock	RXD0, RXD1:	Receive data
ASTB:	Address strobe	SCK00, SCK01,	
AVREF0, AVREF1:	Analog reference voltage	SCKA0, SCKA1:	Serial clock
AVss:	Ground for analog	SCL0:	Serial clock
BVDD:	Power supply for bus interface	SDA0:	Serial data
BVss:	Ground for bus interface	SI00, SI01,	
CLKOUT:	Clock output	SIA0, SIA1:	Serial input
CS0, CS1:	Chip select	SO00, SO01,	
EVDD:	Power supply for port	SOA0, SOA1:	Serial output
EVss:	Ground for port	TI000, TI001,	
HLDAK:	Hold acknowledge	TI010, TI011,	
HLDRQ:	Hold request	TI020, TI021,	
IC:	Internally connected	TI030, TI031,	
INTP0 to INTP6:	Interrupt request from peripherals	TI50, TI51:	Timer input
KR0 to KR7:	Key return	TO00 to TO03,	
NMI:	Non-maskable interrupt request	TO50, TO51,	
P00 to P06:	Port 0	TOH0, TOH1:	Timer output
P10, P11:	Port 1	TXD0, TXD1:	Transmit data
P30 to P39:	Port 3	VDD:	Power supply
P40 to P42:	Port 4	VPP:	Programming power supply
P50 to P55:	Port 5	Vss:	Ground
P70 to P77:	Port 7	WAIT:	Wait
P90 to P915:	Port 9	WR0:	Lower byte write strobe
PCM0 to PCM3:	Port CM	WR1:	Upper byte write strobe
PCS0, PCS1:	Port CS	X1, X2:	Crystal for main clock
PCT0, PCT1,		XT1, XT2:	Crystal for subclock
PCT4, PCT6:	Port CT		
PDH0 to PDH5:	Port DH		
PDL0 to PDL15:	Port DL		

1.3.5 Function block configuration (V850ES/KG1)

(1) Internal block diagram



(2) Internal units

(a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing. Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) help accelerate processing of complex instructions.

(b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

(c) ROM

This consists of a 128 KB, 96 KB, or 64 KB mask ROM or flash memory mapped to the address spaces from 0000000H to 001FFFFH, 0000000H to 0017FFFH, or 0000000H to 000FFFFH, respectively. ROM can be accessed by the CPU in one clock cycle during instruction fetch.

(d) RAM

This consists of a 6 KB or 4 KB RAM mapped to the address spaces from 3FFD800H to 3FFEFFFH or 3FFE000H to 3FFEFFFH, respectively.

RAM can be accessed by the CPU in one clock cycle during data access.

(e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed for interrupt sources.

(f) Clock generator (CG)

The clock generator includes two types of oscillators: one for the main clock (fxx) and one for the subclock (fx τ). It generates seven types of clocks (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fx τ), and supplies one of them as the operating clock for the CPU (fcPu).

(g) Timer/counter

Four 16-bit timer/event counter channels and two 8-bit timer/event counter channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output. Two 8-bit timer/event counters can be connected in cascade to configure a 16-bit timer. Two 8-bit timer H channels are provided on chip.

(h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or f_{BRG} (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

(i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request signal (INTWDT1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

(j) Serial interface (SIO)

The V850ES/KG1 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0n), a clocked serial interface (with an automatic transmit/receive function) (CSIAn), and an I²C bus interface (I²C0). The μ PD703212, 703213, 703214, and 70F3214 can simultaneously use up to six channels, and the μ PD703212Y, 703213Y, 703214Y, and 70F3214Y up to seven channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0n, data is transferred via the SO0n, SI0n, and SCK0n pins.

For CSIA0, data is transferred via the SOAn, SIAn, and SCKAn pins.

For I²C0, data is transferred via the SDA0 and SCL0 pins.

 I^2C0 is provided only for the μ PD703212Y, 703213Y, 703214Y, and 70F3214Y.

For UART, a dedicated baud rate generator is provided on chip.

Remark n = 0, 1

(k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 8 analog input pins. Conversion is performed using the successive approximation method.

(I) D/A converter

A two 8-bit resolution D/A converter channels are included on chip. It uses the R-2R ladder method.

(m) ROM correction

This function is used to replace part of a program in the mask ROM with that contained in the internal RAM. Up to four correction addresses can be specified.

(n) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

(o) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of an external trigger signal or a timer compare register match signal.

For the V850ES/KG1, a 1-channel 6-bit data real-time output function is provided on chip.

(p) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Port Function	Control Function
P0	7-bit I/O	General-purpose port	NMI, external interrupt, timer output
P1	2-bit I/O		D/A converter analog output
P3	10-bit I/O		Serial interface, timer I/O
P4	3-bit I/O		Serial interface
P5	6-bit I/O		Serial interface, timer I/O, key interrupt function, real-time output function
P7	8-bit input		A/D converter analog input
P9	16-bit I/O		External address bus, serial interface, timer output, external interrupt, key interrupt function
PCM	4-bit I/O		External bus interface
PCS	2-bit I/O		Chip select output
PCT	4-bit I/O		External bus interface
PDH	6-bit I/O		External address bus
PDL	16-bit I/O		External address/data bus

1.4 V850ES/KJ1

1.4.1 Features (V850ES/KJ1)

- O Number of instructions: 83
- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits \times 32 registers
- O Instruction set: Signed multiplication (16 \times 16 \rightarrow 32): 1 to 2 clocks
 - (Instructions without creating register hazards can be continuously executed in parallel) Saturated operations (overflow and underflow detection functions are included) 32-bit shift instruction: 1 clock
 - Bit manipulation instructions
 - Load/store instructions with long/short format
- O Memory space: 64 MB of linear address space
 - Memory block division function: 2 MB, 2 MB, 4 MB, 8 MB (Total of 4 blocks)
- O External bus interface
 - 16-bit data bus

Address bus: Separate output possible

- O Internal memory
 - μPD703216, 703216Y (Mask ROM: 96 KB/RAM: 6 KB)
 - µPD703217, 703217Y (Mask ROM: 128 KB/RAM: 6 KB)
 - μPD70F3217, 70F3217Y (Flash memory: 128 KB/RAM: 6 KB)
- O Interrupts and exceptions

Non-maskable interrupts: 3 sources				
Maskable interrupts:	43 sources (μPD703216, 703217, 70F3217)			
	45 sources (μPD703216Y, 703217Y, 70F3217Y)			
Software exceptions:	32 sources			
Exception trap:	1 source			

- O I/O lines: Total: 128
- O Key interrupt function
- O Timer/counter

16-bit timer/event counter: 6 channels

- 8-bit timer/event counter: 2 channels
- 8-bit timer H: 2 channels
- O Watch timer: 1 channel
- O Watchdog timers

Watchdog timer 1 (also usable as oscillation stabilization timer): 1 channel Watchdog timer 2: 1 channel

- O Serial interface (SIO)
 - Asynchronous serial interface (UART): 3 channels
 - 3-wire serial I/O (CSI0): 3 channels
 - 3-wire serial I/O (with automatic transmit/receive function) (CSIA): 2 channels
 - I²C bus interface (I²C): 2 channels
 - (µPD703216Y, 703217Y, 70F3217Y)
- O A/D converter: 10-bit resolution \times 16 channels
- O D/A converter: 8-bit resolution \times 2 channels
- O Real-time output port: 6 bit \times 2 channels
- O Power-save functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes

- O ROM correction: 4 correction addresses specifiable
- O Packages: 144-pin plastic LQFP (fine pitch) (20×20)

1.4.2 Applications (V850ES/KJ1)

Audio equipment, etc.

1.4.3 Ordering information (V850ES/KJ1)

Part Number	Package	Quality Grade
μPD703216GJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μPD703216YGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μPD703217GJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μ PD703217YGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μ PD70F3217GJ-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μ PD70F3217YGJ-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μ PD703216GJ(A)- \times -UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20×20)	Special
μ PD703216YGJ(A)-×××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20×20)	Special
μ PD703217GJ(A)- \times -UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20×20)	Special
μ PD703217YGJ(A)- \times -UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20×20)	Special
μPD70F3217GJ(A)-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20×20)	Special
μ PD70F3217YGJ(A)-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20×20)	Special

Note Under development

Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

1.4.4 Pin configuration (top view) (V850ES/KJ1)

 144-pin plastic LQFP (fine pitch) (20 × 20)

 μPD703216GJ-xxx-UEN
 μl


 μPD703216YGJ-xxx-UEN
 μl

 μPD703217GJ-xxx-UEN
 μl

 μPD703217YGJ-xxx-UEN
 μl

μPD70F3217GJ-UEN μPD70F3217YGJ-UEN μPD703216GJ(A)-xxx-UEN μPD703216YGJ(A)-xxx-UEN

μPD703217GJ(A)-xxx-UEN μPD703217YGJ(A)-xxx-UEN μPD70F3217GJ(A)-UEN μPD70F3217YGJ(A)-UEN






Pin Identification (V850ES/KJ1)

A0 to A23:	Address bus	PDL0 to PDL15:	Port DL
AD0 to AD15:	Address/data bus	RD:	Read strobe
ANI0 to ANI15:	Analog input	REGC:	Regulator control
ANO0, ANO1:	Analog output	RESET:	Reset
ASCK0:	Asynchronous serial clock	RTP00 to RTP05,	
ASTB:	Address strobe	RTP10 to RTP15:	Real-time output port
AVREF0, AVREF1:	Analog reference voltage	RXD0 to RXD2:	Receive data
AVss:	Ground for analog	$\overline{\text{SCK00}}$ to $\overline{\text{SCK02}}$,	
BVDD:	Power supply for bus interface	SCKA0, SCKA1:	Serial clock
BVss:	Ground for bus interface	SCL0, SCL1:	Serial clock
CLKOUT:	Clock output	SDA0, SDA1:	Serial data
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$:	Chip select	SI00 to SI02,	
EVDD:	Power supply for port	SIA0, SIA1:	Serial input
EVss:	Ground for port	SO00 to SO02,	
HLDAK:	Hold acknowledge	SOA0, SOA1:	Serial output
HLDRQ:	Hold request	TI000, TI001,	
IC:	Internally connected	TI010, TI011,	
INTP0 to INTP6:	Interrupt request from peripherals	TI020, TI021,	
KR0 to KR7:	Key return	TI030, TI031,	
NMI:	Non-maskable interrupt request	TI040, TI041,	
P00 to P06:	Port 0	TI050, TI051,	
P10, P11:	Port 1	TI50, TI51:	Timer input
P30 to P39:	Port 3	TO00 to TO05,	
P40 to P42:	Port 4	TO50, TO51,	
P50 to P55:	Port 5	TOH0, TOH1:	Timer output
P60 to P615:	Port 6	TXD0 to TXD2:	Transmit data
P70 to P715:	Port 7	VDD:	Power supply
P80, P81:	Port 8	VPP:	Programming power supply
P90 to P915:	Port 9	Vss:	Ground
PCD0 to PCD3:	Port CD	WAIT:	Wait
PCM0 to PCM5:	Port CM	WR0:	Lower byte write strobe
PCS0 to PCS7:	Port CS	WR1:	Upper byte write strobe
PCT0 to PCT7:	Port CT	X1, X2:	Crystal for main clock
PDH0 to PDH7:	Port DH	XT1, XT2:	Crystal for subclock

1.4.5 Function block configuration (V850ES/KJ1)

(1) Internal block diagram



(2) Internal units

(a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing. Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) help accelerate processing of complex instructions.

(b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

(c) ROM

This consists of a 128 KB or 96 KB mask ROM or flash memory mapped to the address spaces from 0000000H to 001FFFFH or 0000000H to 0017FFFH, respectively. ROM can be accessed by the CPU in one clock cycle during instruction fetch.

(d) RAM

This consists of a 6 KB RAM mapped to the address spaces from 3FFD800H to 3FFEFFFH. RAM can be accessed by the CPU in one clock cycle during data access.

(e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed for interrupt sources.

(f) Clock generator (CG)

The clock generator includes two types of oscillators: one for the main clock (fxx) and one for the subclock (fx τ). It generates seven types of clocks (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fx τ), and supplies one of them as the operating clock for the CPU (fcPu).

(g) Timer/counter

Six 16-bit timer/event counter channels and two 8-bit timer/event counter channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output. Two 8-bit timer/event counters can be connected in cascade to configure a 16-bit timer. Two 8-bit timer H channels are provided on chip.

(h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or f_{BRG} (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

(i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset signal (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request signal (INTWDTM1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

(j) Serial interface (SIO)

The V850ES/KJ1 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0n), a clocked serial interface (with an automatic transmit/receive function) (CSIAm), and an I²C bus interface (I²Cm). The μ PD703216, 703217, and 70F3217 can simultaneously use up to eight channels, and the μ PD703216Y, 703217Y, and 70F3217Y up to nine channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0n, data is transferred via the SO0n, SI0n, and SCK0n pins.

For CSIAm, data is transferred via the SOAm, SIAm, and SCKAm pins.

For I²Cm, data is transferred via the SDAm and SCLm pins.

 I^2 Cm is provided only for the μ PD703216Y, 703217Y, and 70F3217Y.

For UART, a dedicated baud rate generator is provided on chip.

Remark n = 0 to 2 m = 0. 1

(k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 16 analog input pins. Conversion is performed using the successive approximation method.

(I) D/A converter

Two 8-bit resolution D/A converter channels are included on chip. It uses the R-2R ladder method.

(m) ROM correction

This function is used to replace part of a program in the mask ROM with that contained in the internal RAM. Up to four correction addresses can be specified.

(n) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

(o) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of an external trigger signal or a timer compare register match signal.

For the V850ES/KJ1, a 2-channel 6-bit data real-time output function is provided on chip.

(p) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Port Function	Control Function	
P0	7-bit I/O	General-purpose port	NMI, external interrupt, timer output	
P1	2-bit I/O		D/A converter analog output	
P3	10-bit I/O		Serial interface, timer I/O	
P4	3-bit I/O		Serial interface	
P5	6-bit I/O		Serial interface, timer I/O, key interrupt function, real-time output function	
P6	16-bit I/O		Serial interface, timer I/O, real-time output function	
P7	16-bit input		A/D converter analog input	
P8	2-bit I/O		Serial interface	
P9	16-bit I/O		External address bus, serial interface, timer output, external interrupt, key interrupt function	
PCD	4-bit I/O		-	
PCM	6-bit I/O		External bus interface	
PCS	8-bit I/O		Chip select output	
PCT	8-bit I/O]	External bus interface	
PDH	8-bit I/O		External address bus	
PDL	16-bit I/O		External address/data bus	

CHAPTER 2 PIN FUNCTIONS

The names and functions of the pins of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are described below, divided into port pins and non-port pins.

The pin I/O buffer power supplies are divided into three systems; AV_{REF0}/AV_{REF1}, BV_{DD}, and EV_{DD}. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pin
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BVDD	Port CD, port CM, port CS, port CT, port DH, port DL
EVDD	Port 0, port 3, port 4, port 5, port 6, port 8, port 9, RESET

Table 2-1. Pin I/O Buffer Power Supplies

2.1 List of Pin Functions

(1) Port pins

*

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	(1/4 Products
P00	I/O	Yes	Port 0	ТОН0	All products
P01			I/O port	TOH1	
P02			Input/output can be specified in 1-bit units.	NMI	
P03				INTP0	
P04				INTP1	
P05				INTP2	-
P06				INTP3	1
P10	I/O	I/O Yes	Port 1 I/O port	ANO0	KG1, KJ1
P11			Input/output can be specified in 1-bit units.	ANO1	
P30	I/O	Yes	Port 3	TXD0	All products
P31			I/O port Input/output can be specified in 1-bit units.	RXD0	
P32				ASCK0	
P33				TI000/TO00	
P34				TI001	
P35				TI010/TO01	
P36		No ^{Note 1}		-	KG1, KJ1
P37				_	
P38				SDA0 ^{Note 2}	All products
P39				SCL0 ^{Note 2}	

Notes 1. An on-chip pull-up resistor can be provided by a mask option (only for the mask ROM versions).

2. Only for products with an I^2C bus

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	Products
P40	I/O	Yes	Port 4	SI00	All products
P41			I/O port	SO00	
P42			Input/output can be specified in 1-bit units.	SCK00	
P50	I/O	Yes	Port 5	TI011/RTP00/KR0	All products
P51			I/O port	TI50/RTP01/KR1	
P52			Input/output can be specified in 1-bit units.	TO50/RTP02/KR2	
P53				SIA0/RTP03/KR3	
P54				SOA0/RTP04/KR4	
P55				SCKA0/RTP05/KR5	
P60	I/O	Yes	Port 6	RTP10	KJ1
P61			I/O port	RTP11	
P62			Input/output can be specified in 1-bit units.	RTP12	
P63				RTP13	
P64	-			RTP14	
P65	-			RTP15	
P66	-			SI02	
P67	-			SO02	
P68				SCK02	
P69	-			TI040	
P610				TI041	
P611	-			TO04	
P612	-			TI050	
P613	-			TI051/TO05	
P614		No ^{Note}		_	
P615				_	
P70	Input	No	Port 7	ANIO	All products
P71			Input port	ANI1	
P72				ANI2	
P73				ANI3	
P74	-			ANI4	
P75			ANI5	1	
P76				ANI6	-
P77				ANI7	
P78	1			ANI8	KJ1
P79	1			ANI9	1
P710				ANI10	1
P711				ANI11	1
P712	1			ANI12	-

Note An internal pull-up resistor can be provided by a mask option (only for the mask ROM versions).

Remark KJ1: V850ES/KJ1

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	Products
P713	Input	No	Port 7	ANI13	KJ1
P714	1		Input port	ANI14	
P715	1			ANI15	-
P80	I/O	Yes	Port 8	RXD2/SDA1 ^{Note}	KJ1
P81			I/O port Input/output can be specified in 1-bit units.	TXD2/SCL1 ^{Note}	
P90	I/O	Yes	Port 9	A0/TXD1/KR6	All products
P91			I/O port	A1/RXD1/KR7	
P92	1		Input/output can be specified in 1-bit units.	A2/TI020/TO02	KG1, KJ1
P93				A3/TI021	
P94			A4/TI030/TO03		
P95	1			A5/TI031	
P96	1			A6/TI51/TO51	All products
P97				A7/SI01	
P98	1			A8/SO01	
P99				A9/SCK01	
P910	1			A10/SIA1	KG1, KJ1
P911	1			A11/SOA1	
P912	1			A12/SCKA1	
P913				A13/INTP4	All products
P914	1			A14/INTP5	
P915				A15/INTP6	
PCD0	I/O	No	Port CD	_	KJ1
PCD1	1		I/O port	-	
PCD2			Input/output can be specified in 1-bit units.	-	
PCD3				-	
PCM0	I/O	No	Port CM	WAIT	All products
PCM1			I/O port	CLKOUT	
PCM2	1		Input/output can be specified in 1-bit units.	HLDAK	
PCM3	1			HLDQR	
PCM4				-	KJ1
PCM5	1			_	
PCS0	I/O	No	Port CS	CS0	All products
PCS1			I/O port	CS1	
PCS2	1		Input/output can be specified in 1-bit units.	CS2	KJ1
PCS3	1			CS3	
PCS4	1			_	1
PCS5	1			_	
PCS6	1			-	
PCS7	1			_	1

Note Only for the μ PD703216Y, 703217Y, and 70F3217Y

Remarks 1. KG1: V850ES/KG1, KJ1: V850ES/KJ1

2. The A0 to A15 pins are not provided in the V850ES/KF1.

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	Products
PCT0	I/O	No	Port CT	WR0	All products
PCT1			I/O port	WR1	
PCT2			Input/output can be specified in 1-bit units.	_	KJ1
PCT3				_	
PCT4				RD	All products
PCT5				_	KJ1
PCT6				ASTB	All products
PCT7				-	KJ1
PDH0	I/O	No	Port DH	A16	KG1, KJ1
PDH1			I/O port	A17	
PDH2			Input/output can be specified in 1-bit units.	A18	1
PDH3				A19	
PDH4				A20	
PDH5				A21	
PDH6				A22	KJ1
PDH7				A23	
PDL0	I/O	No	Port DL	AD0	All products
PDL1			I/O port	AD1	
PDL2			Input/output can be specified in 1-bit units.	AD2	
PDL3				AD3	
PDL4				AD4	
PDL5	-			AD5	-
PDL6				AD6	
PDL7				AD7	
PDL8	-			AD8	-
PDL9	-			AD9	-
PDL10	-			AD10	-
PDL11	-			AD11	1
PDL12	-			AD12	1
PDL13	-			AD13	1
PDL14	-			AD14	1
PDL15	1			AD15	-

Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

(2) Non-port pins

				I	(1/5
Pin Name	I/O	Pull-up Resistor		Alternate Function	Products
A0	Output	Yes	Address bus for external memory (when using a separate bus)	P90/TDX1/KR6	KG1, KJ1
A1				P91/RXD1/KR7	
A2	_			P92/TI020/TO2	
A3	-			P93/TI021	-
A4	-			P94/TI030/TO3	-
A5				P95/TI031	
A6				P96/TI51/TO51	
A7				P97/SI01	
A8				P98/SO01	
A9				P99/SCK01	
A10				P910/SIA1	
A11				P911/SOA1	
A12				P912/SCKA1	
A13				P913/INTP4	
A14	-			P914/INTP5	
A15	-			P915/INTP6	-
A16	Output	No	Address bus for external memory	PDH0	KG1, KJ1
A17				PDH1	
A18				PDH2	
A19				PDH3	
A20				PDH4	
A21	-			PDH5	
A22	-			PDH6	KJ1
A23				PDH7	
AD0	I/O	No	Address/data bus for external memory	PDL0	All products
AD1	., C			PDL1	
AD2				PDL2	-
AD3				PDL3	
AD4				PDL4	-
AD4 AD5	-			PDL5	-
AD5 AD6				PDL6	
AD0 AD7					
	-			PDL7	-
AD8				PDL8	-
AD9				PDL9	
AD10	4			PDL10	
AD11	-			PDL11	4
AD12	-			PDL12	-
AD13	4			PDL13	4
AD14				PDL14	4
AD15				PDL15	

Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

(2/5)

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	Products	
ANI0	Input	No	Analog voltage input for A/D converter	P70	All products	
ANI1				P71	-	
ANI2				P72		
ANI3				P73	-	
ANI4				P74		
ANI5				P75	-	
ANI6				P76	-	
ANI7				P77	-	
ANI8				P78	KJ1	
ANI9				P79	-	
ANI10				P710		
ANI11				P711		
ANI12				P712		
ANI13				P713		
ANI14	1			P714	1	
ANI15				P715		
ANO0	Output	Yes	Analog voltage output for D/A converter	P10	KG1, KJ1	
ANO1				P11		
ASCK0	Input	Yes	UART0 serial clock input	P32	All products	
ASTB	Output	No Address strobe signal output for external memory		PCT6	All products	
AV _{REF0}	_	-	Reference voltage for A/D converter	-	All products	
AV _{REF1}	-	-	Reference voltage for D/A converter	-	KG1, KJ1	
AVss	_	-	Ground potential for A/D and D/A converters	-	All products	
BVDD	-	-	Positive power supply for bus interface and alternate-function ports	-	KG1, KJ1	
BVss	-	-	Ground potential for bus interface and alternate-function ports	-	KG1, KJ1	
CLKOUT	Output	No	Internal system clock output	PCM1	All products	
CS0	Output	No	Chip select output	PCS0	All products	
CS1				PCS1		
CS2				PCS2	KJ1	
CS3				PCS3		
EVDD	-	-	Positive power supply for external	-	All products	
EVss	-	_	Ground potential for external	_	All products	
HLDAK	Output	No	Bus hold acknowledge output	PCM2	All products	
HLDRQ	Input	No	Bus hold request input	PCM3	All products	
IC ^{Note}	-	-	Internally connected	-	All products	
INTP0	Input	Yes	External interrupt request input	P03	All products	
INTP1			(maskable, analog noise elimination)	P04	-	
INTP2				P05	-	
INTP3				P06	1	
INTP4				P913/A13	1	
INTP5				P914/A14	1	
-	1				4	

Note Only for the mask ROM versions Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	Products
KR0	Input	Yes	Key return input	P50/TI011/RTP00	All products
KR1				P51/TI50/RTP01	
KR2				P52/TO50/RTP02	
KR3				P53/SIA0/RTP03	
KR4				P54/SOA0/RTP04	
KR5				P55/SCKA0/RTP05	
KR6				P90/A0/TXD1	
KR7				P91/A1/RXD1	
NMI	Input	Yes	External interrupt input (non-maskable, analog noise elimination)	P02	All products
RD	Output	No	Read strobe signal output for external memory	PCT4	All products
REGC	-	-	Connecting capacitor for regulator output stabilization	_	All products
RESET	Input	-	System reset input	-	All products
RTP00	Output	Yes	Real-time output port	P50/TI011/KR0	All products
RTP01				P51/TI50/KR1	
RTP02				P52/TO50/KR2	
RTP03				P53/SIA0/KR3	
RTP04				P54/SOA0/KR4	
RTP05				P55/SCKA0/KR5	
RTP10				P60	KJ1
RTP11				P61	
RTP12				P62	
RTP13				P63	
RTP14				P64	
RTP15				P65	
RXD0	Input	Yes	Serial receive data input for UART0	P31	All products
RXD1			Serial receive data input for UART1	P91/A1/KR7	
RXD2			Serial receive data input for UART2	P80/SDA1 ^{Note 1}	KJ1
SCK00	I/O	Yes	Serial clock I/O for CSI00	P42	All products
SCK01			Serial clock I/O for CSI01	P99/A9	-
SCK02			Serial clock I/O for CSI02	P68	KJ1
SCKA0]		Serial clock I/O for CSIA0	P55/RTP05/KR5	All products
SCKA1			Serial clock I/O for CSIA1	P912/A12	KG1, KJ1
SCL0 ^{Note 1}	I/O	No ^{Note 2}	Serial clock I/O for I ² C0, I ² C1	P39	All products
SCL1 ^{Note 3}	1	Yes		P81/TXD2	KJ1
SDA0 ^{Note 1}	I/O	No ^{Note 2}	Serial transmit/receive data I/O for I ² C0, I ² C1	P38	All products
SDA1 ^{Note 3}	1	Yes		P80/RXD2	KJ1

Notes 1. Only for products with an I^2C bus

- 2. An on-chip pull-up resistor can be provided by a mask option (only for the mask ROM and I²C bus versions).
- 3. Only for the μ PD703216Y, 703217Y, and 70F3217Y

Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	Products	
SI00	Input	Yes	Serial receive data input for CSI00	P40	All products	
SI01			Serial receive data input for CSI01	P97/A7		
SI02			Serial receive data input for CSI02	P66	KJ1	
SIA0			Serial receive data input for CSIA0	P53/RTP03/KR3	All products	
SIA1			Serial receive data input for CSIA1	P910/A10	KG1, KJ1	
SO00	Output	Yes	Serial transmit data output for CSI00	P41	All products	
SO01			Serial transmit data output for CSI01	P98/A8		
SO02			Serial transmit data output for CSI02	P67	KJ1	
SOA0			Serial transmit data output for CSIA0	P54/RTP04/KR4	All products	
SOA1			Serial transmit data output for CSIA1 P911/A11		KG1, KJ1	
TI000	Input	Yes	External event/clock input for TM00	P33/TO00	All products	
TI001			External event/clock input for TM00	P34	-	
TI010			External event/clock input for TM01	P35/TO01	-	
TI011			External event/clock input for TM01	P50/RTP00/KR0	-	
TI020			External event/clock input for TM02	P92/A2/TO02	KG1, KJ1	
TI021			External event/clock input for TM02	P93/A3	-	
TI030			External event/clock input for TM03	P94/A4/TO03		
TI031			External event/clock input for TM03	P95/A5		
TI040		· · · · ·	External event/clock input for TM04	P69	KJ1	
TI041			External event/clock input for TM04	P610		
TI050			External event/clock input for TM05	P612	-	
TI051			External event/clock input for TM05	P613/TO05		
TI50			External event/clock input for TM50	P51/RTP01/KR1	All products	
TI51			External event/clock input for TM51	P96/A6/TO51		
ТО00	Output	Yes	Timer output for TM00	P33/TI000	All products	
TO01			Timer output for TM01	P35/TI010		
TO02			Timer output for TM02	P92/A2/TI020	KG1, KJ1	
TO03			Timer output for TM03	P94/A4/TI030		
TO04			Timer output for TM04	P611	KJ1	
TO05			Timer output for TM05	P613/TI051		
TO50			Timer output for TM50	P52/RTP02/KR2	All products	
TO51			Timer output for TM51	P96/A6/TI51		
ТОН0			Timer output for TMH0	P00		
TOH1			Timer output for TMH1	P01		
TXD0	Output	Yes	Serial transmit data output for UART0	P30	All products	
TXD1	1		Serial transmit data output for UART1	P90/A0/KR6	1	
TXD2	1		Serial transmit data output for UART2	P81/SCL1 ^{Note 1}	KJ1	
Vdd	-	-	Positive power supply pin for internal	-	All products	
Vpp	-	-	High-voltage application pin for program write/verify	-	All products ^{Note 2}	
Vss	_	_	Ground potential for internal	_	All products	

Notes 1. Only for the μ PD703216Y, 703217Y, and 70F3217Y

2. Only for products with flash memory

Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

Pin Name	I/O	Pull-up Resistor	Function	Alternate Function	Products
WAIT	Input	No	External wait input	PCM0	All products
WR0	Output	No	Write strobe for external memory (lower 8 bits)	PCT0	All products
WR1			Write strobe for external memory (higher 8 bits)	PCT1	All products
X1	Input	No	Connecting resonator for main clock	_	All products
X2	_	No		_	All products
XT1	Input	No	Connecting resonator for subclock	_	All products
XT2	_	No		_	All products

(5/5)

2.2 Pin Status

The address bus becomes undefined during accesses to the internal RAM and ROM. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

During peripheral I/O access, the address bus outputs the addresses of the on-chip peripheral I/Os that are accessed. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

Operating Status Pin	Reset ^{Note 1}	HALT Mode	IDLE Mode/ STOP Mode	Idle State ^{Note 2}	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Operating	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	Operating	-	-	-
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
CS0, CS1 (PCS0, PCS1)	Hi-Z	Operating	Н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	Operating	Н	Н	Hi-Z
RD (PCT4)	Hi-Z	Operating	Н	Н	Hi-Z
ASTB (PCT6)	Hi-Z	Operating	Н	Н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	Н	Н	L
HLDRQ (PCM3)	Hi-Z	Operating	_	_	Operating

 Table 2-2. Pin Operation Status in Operation Modes of V850ES/KF1

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.
 2. The pin statuses in the idle state inserted after the T3 state are listed.

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: Input without sampling (input acknowledgement not possible)

Operating Status Pin	Reset ^{Note 1}	HALT Mode	IDLE Mode/ STOP Mode	Idle State ^{Note 2}	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Operating	Hi-Z	Held	Hi-Z
A0 to A15 (P90 to P915)	Hi-Z	Operating	Hi-Z	Held	Hi-Z
A16 to A21 (PDH0 to PDH5)	Hi-Z	Operating	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	Operating	-	-	-
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
CS0, CS1 (PCS0, PCS1)	Hi-Z	Operating	н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	Operating	н	н	Hi-Z
RD (PCT4)	Hi-Z	Operating	н	н	Hi-Z
ASTB (PCT6)	Hi-Z	Operating	н	н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	Н	н	L
HLDRQ (PCM3)	Hi-Z	Operating	_	_	Operating

Table 2-3. Pin Operation Status in Operation Modes of V850ES/KG1

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.

2. The pin statuses in the idle state inserted after the T3 state in the multiplex mode and after the T2 state in the separate mode are listed.

- Remark Hi-Z: High impedance
 - H: High-level output
 - L: Low-level output
 - -: Input without sampling (input acknowledgement not possible)

Table 2-4.	Pin Operation	Status in Operation	Modes of V850ES/KJ1
		••••••••••••••••••••••••••••••••••••••	

Operating Status	Reset ^{Note 1}	HALT Mode	IDLE Mode/ STOP Mode	Idle State ^{Note 2}	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Operating	Hi-Z	Held	Hi-Z
A0 to A15 (P90 to P915)	Hi-Z	Operating	Hi-Z	Held	Hi-Z
A16 to A23 (PDH0 to PDH7)	Hi-Z	Operating	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	Operating	_	-	_
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ (PCS0 to PCS3)	Hi-Z	Operating	н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	Operating	н	н	Hi-Z
RD (PCT4)	Hi-Z	Operating	н	н	Hi-Z
ASTB (PCT6)	Hi-Z	Operating	н	н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	н	н	L
HLDRQ (PCM3)	Hi-Z	Operating	_	_	Operating

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.

2. The pin statuses in the idle state inserted after the T3 state in the multiplex mode and after the T2 state in the separate mode are listed.

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: Input without sampling (input acknowledgement not possible)

2.3 Description of Pin Functions

2.3.1 V850ES/KF1

(1) P00 to P06 (Port 0) ... I/O

Port 0 is a 7-bit I/O port for which input and output can be set in 1-bit units. In addition to functioning as an I/O port, P00 to P06 can also be used for NMI input, external interrupt request input, and timer H output in the control mode.

The port mode and control mode (alternate functions) can be selected as the operation mode for each bit, and are specified by the port 0 mode control register (PMC0).

(a) Port mode

P00 to P06 can be set to input or output in 1-bit units by the port 0 mode register (PM0).

(b) Control mode (alternate function)

P00 to P06 can be set to the port mode or control mode in 1-bit units by the port 0 mode control register (PMC0).

- (i) NMI (non-maskable interrupt request) ... Input This is a non-maskable interrupt request input pin.
- (ii) INTP0 to INTP3 (interrupt request from peripherals) ... Input These are external interrupt request input pins.
- (iii) TOH0, TOH1 (timer output) ... Output These are timer H pulse signal output pins.

(2) P30 to P35, P38, P39 (Port 3) ... I/O

Port 3 is an 8-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P30 to P35, P38, and P39 can also be used for serial interface (UART0, I²C0) I/O and 16-bit timer input in control mode 1, and for 16-bit timer output in control mode 2.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port 3 mode control register (PMC3).

P33 and P35 can be set to control mode 1 and control mode 2 in 1-bit units by the port 3 function control register (PFC3).

When used as outputs, P38 and P39 are fixed to N-ch open-drain output.

(a) Port mode

P30 to P35, P38, and P39 can be set to input or output in 1-bit units by the port 3 mode register (PM3).

(b) Control mode

P30 to P35, P38, and P39 can be set to the port mode or control mode in 1-bit units by the port 3 mode control register (PMC3).

P33 and P35 can be set to control mode 1 and control mode 2 in 1-bit units by the port 3 function control register (PFC3).

(i) TXD0 (transmit data) ... Output

This is the serial transmit data output pin for UART0.

- (ii) RXD0 (receive data) ... Input This is the serial receive data input pin for UART0.
- (iii) ASCK0 (asynchronous serial clock) ... Input This is the serial baud rate clock input pin for UART0.
- (iv) TI000, TI001, TI010 (timer input) ... Input
 These are the external count clock input pins for the 16-bit timer.
- (v) TO00, TO01 (timer output) ... Output
 These are the pulse signal output pins for the 16-bit timer.
- (vi) SDA0 (serial data) ... I/O
 This is the serial transmit/receive data I/O pin for I²C0 (only for the μPD703208Y, 703209Y, 703210Y, and 70F3210Y).
- (vii) SCL0 (serial clock) ... I/O This is the serial clock I/O pin for I²C0 (only for the μ PD703208Y, 703209Y, 703210Y, and 70F3210Y).

(3) P40 to P42 (port 4) ... I/O

Port 4 is a 3-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P40 to P42 can also be used for serial interface (CSI00) I/O in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port 4 mode control register (PMC4).

Normal output and N-ch open-drain output can be selected for P41 and P42.

(a) Port mode

P40 to P42 can be set to input or output in 1-bit units by the port 4 mode register (PM4).

(b) Control mode

P40 to P42 can be set to the port mode or control mode in 1-bit units by the PMC4 register.

- SO00 (serial output) ... Output
 This is the serial transmit data output pin for CSI00.
- (ii) SI00 (serial input) ... Input This is the serial receive data input pin for CSI00.
- (iii) SCK00 (serial clock) ... I/OThis is the serial clock I/O pin for CSI00.

(4) P50 to P55 (port 5) ... I/O

Port 5 is a 6-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P50 to P55 can also be used as 16-bit timer input, 8-bit timer I/O, and serial interface (CSIA0) I/O pins in control mode 1, and as real-time output port pins in control mode 2.

They can also be used as key interrupt inputs by setting key return mode register KRM while in the input port mode.

The port mode and control mode (alternate functions) can be selected as the operation mode in 1-bit units, and are specified by the port 5 mode control register (PMC5).

P50 to P55 can be set to control mode 1 or control mode 2 in 1-bit units by the port 5 function control register (PFC5).

Normal output and N-ch open-drain output can be selected for P54 and P55.

(a) Port mode

P50 to P55 can be set to input or output in 1-bit units by the port 5 mode register (PM5).

(b) Control mode (alternate function)

P50 to P55 can be set to the port mode or control mode in 1-bit units by the port 5 mode control register (PMC5).

- TI011 (timer input) ... Input
 This is the external count clock input pin for the 16-bit timer.
- (ii) TI50 (timer input) ... Input This is the external count clock input pin for the 8-bit timer.
- (iii) TO50 (timer output) ... OutputThis is the pulse signal output pin for the 8-bit timer.
- (iv) SOA0 (serial output) ... OutputThis is the CSIA0 serial transmit data output pin.
- (v) SIA0 (serial input) ... Input This is the CSIA0 serial receive data input pin.
- (vi) SCKA0 (serial clock) ... I/O This is the CSIA0 serial clock I/O pin.
- (vii) RTP00 to RTP05 (real-time output port) ... Output These pins operate as a real-time output port.
- (viii) KR0 to KR5 (key return) ... Input These are the key interrupt input pins. Their operation is specified by the key return mode register (KRM) in the input port mode.

(6) P70 to P77 (port 7) ... Input

Port 7 is an 8-bit input-only port in which all the pins are fixed to input.

In addition to functioning as input ports pins, P70 to P77 can also be used for A/D converter (ADC) analog input in the control mode.

Normally, when port and function pins are shared, their operation can be selected by the port mode control register, but in the case of P70 to P77, such a register does not exist. Therefore, these pins cannot be switched between input port and analog input pins for the A/D converter (ADC). For the state of each pin, read the port.

(a) Port mode

P70 to P77 are input-only pins.

(b) Control mode (alternate function)

P70 to P77 are shared with ANI0 to ANI7, but switching is not possible.

(i) ANI0 to ANI7 (analog input) ... Input

These are the analog input pins to the A/D converter (ADC).

(7) P90, P91, P96 to P99, P913 to P915 (port 9) ... I/O

Port 9 is a 9-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P90, P91, P96 to P99, and P913 to P915 can also be used for serial interface (UART1, CSI01) I/O, 16-bit timer I/O, 8-bit timer output, and external interrupt request input in the control mode.

Moreover, they can also function as 16-bit timer inputs, 8-bit timer inputs, and key interrupts in the input port mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port 9 mode control register (PMC9).

P90, P91, P96 to P99, and 913 to P915 can be set to control mode 2 in 1-bit units by the port 9 function control register (PFC9). (There is no control mode 1 for these pins. Setting to control mode 1 (PMC9n bit of port 9 mode control register (PMC9) = 1 and PFC9n bit of PFC9 register = 0) is prohibited since output is undefined.) (n = 0, 1, 6 to 9, 13 to 15)

Normal output or N-ch open-drain output can be selected for P98 and P99.

(a) Port mode

P90, P91, P96 to P99, and P913 to P915 can be set to input or output in 1-bit units by the port 9 mode register (PM9).

(b) Control mode (alternate function)

P90, P91, P96 to P99, and P913 to P915 can be set to the port mode or control mode in 1-bit units by the port 9 mode control register (PMC9).

- (i) TXD1 (transmit data) ... OutputThis is the serial transmit data output pin for UART1.
- (ii) RXD1 (receive data) ... Input This is the serial receive data input pin for UART1.
- (iii) TI51 (timer input) ... InputThis is the external count clock input pin for the 8-bit timer.

- (iv) TO51 (timer output) ... OutputThis is the pulse signal output pin for the 8-bit timer.
- (v) SO01 (serial output) ... OutputThis is the serial transmit data output pin for CSI01.
- (vi) SI01 (serial input) ... Input This is the serial receive data input pin for CSI01.
- (vii) SCK01 (serial clock) ... I/O This is the serial clock I/O pin for CSI01.
- (viii) INTP4 to INTP6 (interrupt request from peripherals) ... Input These are the external interrupt request input pins.
- (ix) KR6, KR7 (key return) ... Input These are the key interrupt input pins. Their operations are specified by the key return mode register (KRM) in the input port mode.

(8) PCM0 to PCM3 (port CM) ... I/O

Port CM is a 4-bit I/O port for which input or output can be set in 1-bit units.

In addition to functioning as a port, these pins can also be used for wait insertion signal input, internal system clock output, and bus hold control signal I/O in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CM mode control register (PMCCM).

(a) Port mode

PCM0 to PCM3 can be set to input or output in 1-bit units by the port CM mode register (PMCM).

(b) Control mode

PCM0 to PCM3 can be set to the port mode or control mode in 1-bit units by the PMCCM register.

(i) WAIT (wait) ... Input

This is a control signal input pin that inserts data waits in a bus cycle. This pin supports asynchronous input for CLKOUT. Sampling starts at the falling edge of the CLKOUT signal in the T2 and TW states of the bus cycle. If the setup/hold times in the sampling timing are not satisfied, wait insertion may not be performed.

(ii) CLKOUT (clock output) ... Output

This is the internal system clock output pin. Since, in the single-chip mode, it is in the port mode during the reset period, output is not performed from CLKOUT. To perform CLKOUT output, set this pin to the control mode by the port CM mode control register (PMCCM).

(iii) HLDAK (hold acknowledge) ... Output

This is the output pin for the acknowledge signal that indicates that the V850ES/KF1 has received a bus hold request and set the external address/data bus and the strobe pins to high impedance. When this signal is active, the external address/data bus and the strobe pins are in high impedance, and the bus mastership is handed to the external bus master.

(iv) HLDRQ (hold request) ... Input

This is the input pin by which an external device requests the V850ES/KF1 to release the external address/data bus and strobe pins. This pin supports asynchronous input for CLKOUT. When this pin is active, the external address/data bus and strobe pins are set to high impedance either when the V850ES/KF1 completes execution of the current bus cycle, or immediately if no bus cycle is being executed. The HLDAK signal is then made active and the bus is released.

To ensure that the bus hold state is entered, keep the HLDRQ signal active until the HLDAK signal is output.

(9) PCS0, PCS1 (port CS) ... I/O

Port CS is a 2-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as a port, PCS0 and PCS1 can also be used for chip select signal output when the memory is expanded externally in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CS mode control register (PMCCS).

(a) Port mode

PCS0 and PCS1 can be set to input or output in 1-bit units by the port CS mode register (PMCS).

(b) Control mode

PCS0 and PCS1 can be set to the port mode or control mode in 1-bit units by the PMCCS register.

(i) CS0, CS1 (chip select) ... Output

These are the chip select signals for external memory and external peripheral I/Os.

Signal $\overline{\text{CSn}}$ is allocated to memory block n (n = 0, 1).

These pins become active when a bus cycle for accessing the corresponding memory block is started.

In the idle state (TI), these pins are inactive.

(10) PCT0, PCT1, PCT4, PCT6 (port CT) ... I/O

Port CT is a 4-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as a port, PCT0, PCT1, PCT4, and PCT6 can also be used for control signal output when the memory is expanded externally in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CT mode control register (PMCCT).

(a) Port mode

PCT0, PCT1, PCT4, and PCT6 can be set to input or output in 1-bit units by the port CT mode register (PMCT).

(b) Control mode

PCT0, PCT1, PCT4, and PCT6 can be set to the port mode or control mode in 1-bit units by the PMCCT register.

(i) WR0 (lower byte write strobe) ... Output

This is the write strobe signal output pin for the lower data of the external 16-bit data bus.

- (ii) WR1 (upper byte write strobe) ... Output
 This is the write strobe signal output pin for the higher data of the external 16-bit data bus.
- (iii) RD (read strobe) ... Output

This is the strobe signal that indicates that the bus cycle currently being executed is a read cycle for the external memory or external peripheral I/O. In the idle state (TI), this pin is inactive.

(iv) ASTB (address strobe) ... Output

This is the latch strobe signal output pin for the external address bus. The output becomes low level in synchronization with the falling edge of the clock in the T1 state of the bus cycle, and becomes high level in synchronization with the falling edge of the clock in the T3

(11) PDL0 to PDL15 (Port DL) ... I/O

state.

Port DL is a 16-bit I/O port that can be set to input or output in 1-bit units.

In addition to functioning as a port, PDL0 to PDL15 can also be used as an address/data bus (AD0 to AD15) when the memory is expanded externally in the control mode (external expansion mode).

The port mode and control mode can be selected as the operation mode for each bit^{Note}, and are specified by the port DL mode control register (PMCDL).

Note When specifying the port mode/control mode (alternate function) for each bit, pay careful attention to the operation of the alternate functions.

(a) Port mode

PDL0 to PDL15 can be set to input or output in 1-bit units by the port DL mode register (PMDL).

(b) Control mode

PDL0 to PDL15 can be used as AD0 to AD15 with the PMCDL register.

(i) AD0 to AD15 (address/data bus) ... I/O

This is a multiplexed address/data bus during external access. In the address timing (T1 state), these pins function as 16-bit address A0 to A15 output pins, and in the data timing (T2, TW, and T3), they function as data I/O bus pins.

(12) RESET (reset) ... Input

RESET input is an asynchronous input, and when a signal that has a certain low-level width is input, regardless of the operation clock, system reset is executed with priority over all other actions. In addition to normal initialize and start, RESET can also be used to release the standby mode (HALT, IDLE, and STOP).

(13) REGC (regulator control) ... Input

This is the pin for connecting a capacitor for the regulator.

(14) X1, X2 (crystal for main clock)

These pins are used to connect the resonator that generates the main clock. An external clock can also be input.

(15) XT1, XT2 (crystal for subclock)

These pins are used to connect the resonator that generates the subclock.

(16) AVss (ground for analog)

This is the ground pin for the A/D converter.

(17) AVREF0 (analog reference voltage) ... Input

This is the pin for supplying the reference voltage for the A/D converter.

(18) EVDD (power supply for ports)

These are the positive power supply pins for the peripheral interface.

(19) EVss (ground for ports)

This is the ground pin for the peripheral interface.

(20) VDD (power supply)

These are the positive power supply pins. Connect all VDD pins to a positive power supply.

(21) VPP (programming power supply)

This is a positive power supply pin for the flash memory programming mode. It is provided for products with flash memory. During normal mode operation, connect this pin to Vss.

(22) Vss (ground)

These are the ground pins. Connect all Vss pins to a positive power supply.

(23) IC (internally connected)

This is an internally connected pin. Connect this pin directly to Vss in the normal operation mode.

2.3.2 V850ES/KG1

(1) P00 to P06 (port 0) ... I/O

Port 0 is a 7-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P00 to P06 can also be used for NMI input, external interrupt request input, and timer H output in the control mode.

The port mode and control mode (alternate functions) can be selected as the operation mode for each bit, and are specified by the port 0 mode control register (PMC0).

(a) Port mode

P00 to P06 can be set to input or output in 1-bit units by the port 0 mode register (PM0).

(b) Control mode (alternate function)

P00 to P06 can be set to the port mode or control mode in 1-bit units by the port 0 mode control register (PMC0).

- (i) NMI (non-maskable interrupt request) ... Input
 This is a non-maskable interrupt request input pin.
- (ii) INTP0 to INTP3 (interrupt request from peripherals) ... Input These are external interrupt request input pins.
- (iii) TOH0, TOH1 (timer output) ... Output These are timer H pulse signal output pins.

(2) P10, P11 (port 1) ... I/O

Port 1 is a 2-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P10 and P11 can also be used for D/A converter analog output. The port mode and control mode cannot be selected as the operation mode for each bit. To use these pins as D/A converter analog output pins, set the port 1 mode register (PM1) to output (03H).

(a) Port mode

P10 and P11 can be set to input or output in 1-bit units by the port 1 mode register (PM1).

(i) ANO0, ANO1 (analog output) ... Output

These are analog output pins to the D/A converter (DAC).

(3) P30 to P39 (port 3) ... I/O

Port 3 is a 10-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P30 to P39 can also be used for serial interface (UART0, I²C0) I/O and 16-bit timer input in control mode 1, and for 16-bit timer output in control mode 2.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port 3 mode control register (PMC3).

P33 and P35 can be set to control mode 1 or control mode 2 in 1-bit units by the port 3 function control register (PFC3). When used as outputs, P36 to P39 are fixed to N-ch open-drain output.

(a) Port mode

P30 to P39 can be set to input or output in 1-bit units by the port 3 mode register (PM3).

(b) Control mode

P30 to P39 can be set to the port mode or control mode in 1-bit units by the port 3 mode control register (PMC3).

P33 and P35 can be set to control mode 1 or control mode 2 in 1-bit units by the port 3 function control register (PFC3).

- TXD0 (transmit data) ... Output
 This is the serial transmit data output pin for UART0.
- (ii) RXD0 (receive data) ... Input
 This is the serial receive data input pin for UART0.
- (iii) ASCK0 (asynchronous serial clock) ... Input This is the serial baud rate clock input pin for UART0.
- (iv) TI000, TI001, TI010 (timer input) ... Input These are the external count clock input pins for the 16-bit timer.
- (v) TO00, TO01 (timer output) ... Output
 These are the pulse signal output pins for the 16-bit timer.
- (vi) SDA0 (serial data) ... I/O
 This is the serial transmit/receive data I/O pin for I²C0 (only for the μPD703212Y, 703213Y, 703214Y, and 70F3214Y).
- (vii) SCL0 (serial clock) ... I/O This is the serial clock I/O pin for I²C0 (only for the μPD703212Y, 703213Y, 703214Y, and 70F3214Y).

(4) P40 to P42 (port 4) ... I/O

Port 4 is a 3-bit I/O port for which input and output can be set in 1-bit units. In addition to functioning as an I/O port, P40 to P42 can also be used for serial interface (CSI00) I/O in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port 4 mode control register (PMC4).

Normal output and N-ch open-drain output can be selected for P41 and P42.

(a) Port mode

P40 to P42 can be set to input or output in 1-bit units by the port 4 mode register (PM4).

(b) Control mode

P40 to P42 can be set to the port mode or control mode in 1-bit units by the PMC4 register.

- SO00 (serial output) ... Output
 This is the serial transmit data output pin for CSI00.
- SI00 (serial input) ... Input
 This is the serial receive data input pin for CSI00.

(iii) SCK00 (serial clock) ... I/O
 This is the serial clock I/O pin for CSI00.

(5) P50 to P55 (port 5) ... I/O

Port 5 is a 6-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P50 to P55 can also be used as 16-bit timer input, 8-bit timer I/O, and serial interface (CSIA0) I/O pins in control mode 1, and as real-time output port pins in control mode 2.

They can also be used for key interrupt input by setting key return mode register KRM while in the input port mode.

The port mode and control mode (alternate functions) can be selected as the operation mode in 1-bit units, and are specified by the port 5 mode control register (PMC5).

P50 to P55 can be set to control mode 1 or control mode 2 in 1-bit units by the port 5 function control register (PFC5).

Normal output and N-ch open-drain output can be selected for P54 and P55.

(a) Port mode

P50 to P55 can be set to input or output in 1-bit units by the port 5 mode register (PM5).

(b) Control mode (alternate function)

P50 to P55 can be set to the port mode or control mode in 1-bit units by the port 5 mode control register (PMC5).

- (i) TI011 (timer input) ... InputThis is the external count clock input pin for the 16-bit timer.
- (ii) TI50 (timer input) ... Input This is the external count clock input pin for the 8-bit timer.
- (iii) TO50 (timer output) ... OutputThis is the pulse signal output pin for the 8-bit timer.
- (iv) SOA0 (serial output) ... OutputThis is the CSIA0 serial transmit data output pin.
- (v) SIA0 (serial input) ... Input This is the CSIA0 serial receive data input pin.
- (vi) SCKA0 (serial clock) ... I/O This is the CSIA0 serial clock I/O pin.
- (vii) RTP00 to RTP05 (real-time output port) ... Output These pins operate as a real-time output port.
- (viii) KR0 to KR5 (key return) ... Input
 These are the key interrupt input pins. Their operation is specified by the key return mode register (KRM) in the input port mode.

(6) P70 to P77 (port 7) ... Input

Port 7 is an 8-bit input-only port in which all the pins are fixed to input.

In addition to functioning as input ports pins, P70 to P77 can also be used for A/D converter (ADC) analog input in the control mode.

Normally, when port and function pins are shared, their operation can be selected by the port mode control register, but in the case of P70 to P77, such a register does not exist. Therefore, these pins cannot be switched between input port and analog input pins for the A/D converter (ADC). For the state of each pin, read the port.

(a) Port mode

P70 to P77 are input-only pins.

(b) Control mode (alternate function)

P70 to P77 are shared with ANI0 to ANI7, but switching is not possible.

(i) ANI0 to ANI7 (analog input) ... Input

These are the analog input pins to the A/D converter (ADC).

(7) P90 to P915 (port 9) ... I/O

Port 9 is a 16-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P90 to P915 can also be used for lower 16-bit address output within a 22-bit address on the address bus during external access in control mode 1, and for serial interface (UART1, CSI01, CSIA1) I/O, 16-bit timer I/O, 8-bit timer output, and external interrupt request input in control mode 2.

Moreover, they can also function as 16-bit timer inputs, 8-bit timer inputs, and key interrupts in the input port mode.

The port mode and control mode (alternate functions) can be selected as the operation mode for each bit, and are specified by the port 9 mode control register (PMC9).

P90 to P915 can be set to control mode 1 or control mode 2 in 1-bit units by the port 9 function control register (PFC9).

Normal output or N-ch open-drain output can be selected for P98, P99, P911, and P912.

(a) Port mode

P90 to P915 can be set to input or output in 1-bit units by the port 9 mode register (PM9) (when used as the A0 to A15 pins, mode switching in 16-bit units is necessary).

(b) Control mode (alternate function)

P90 to P915 can be set to the port mode or control mode in 1-bit units by the port 9 mode control register (PMC9).

- A0 to A15 (address bus) ... Output These are the lower 16-bit address output pins within a 22-bit address on the address bus during external access.
- (ii) TXD1 (transmit data) ... OutputThis is the serial transmit data output pin for UART1.
- (iii) RXD1 (receive data) ... InputThis is the serial receive data input pin for UART1.

- (iv) TI020, TI021, TI030, TI031 (timer input) ... Input These are the external count clock input pins for the 16-bit timer.
- (v) TO02, TO03 (timer output) ... OutputThese are the pulse signal output pins for the 16-bit timer.
- (vi) TI51 (timer input) ... InputThis is the external count clock input pin for the 8-bit timer.
- (vii) TO51 (timer output) ... OutputThis is the pulse signal output pin for the 8-bit timer.
- (viii) SO01, SOA1 (serial output) ... Output These are the serial transmit data output pins for CSI01 and CSIA1.
- (ix) SI01, SIA1 (serial input) ... Input
 These are the serial receive data input pins for CSI01 and CSIA1.
- (x) CSK01, SCKA1 (serial clock) ... I/O
 These are the serial clock I/O pins for CSI01 and CSIA1.
- (ix) INTP4 to INTP6 (interrupt request from peripherals) ... Input These are the external interrupt request input pins.
- (iix) KR6, KR7 (key return) ... Input These are the key interrupt input pins. Their operation is specified by the key return mode register (KRM) in the input port mode.

(8) PCM0 to PCM3 (port CM) ... I/O

Port CM is a 4-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, PCM0 to PCM3 can also be used for wait insertion signal input, internal system clock output, and bus hold control signal I/O in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CM mode control register (PMCCM).

(a) Port mode

PCM0 to PCM3 can be set to input or output in 1-bit units by the port CM mode register (PMCM).

(b) Control mode

PCM0 to PCM3 can be set to the port mode or control mode in 1-bit units by the PMCCM register.

(i) WAIT (wait) ... Input

This is a control signal input pin that inserts data waits in a bus cycle. This pin supports asynchronous input for CLKOUT. In the multiplex mode, sampling starts at the falling edge of the CLKOUT signal in the T2 and TW states of the bus cycle. In the separate mode, sampling starts at the rising edge of the CLKOUT signal in the T1 and TW states of the bus cycle. If the setup/hold times in the sampling timing are not satisfied, wait insertion may not be performed.

(ii) CLKOUT (clock output) ... Output

This is the internal system clock output pin. Since it is in the port mode during the reset period, output is not performed from the CLKOUT pin. To perform CLKOUT output, set this pin to the control mode with the port CM mode control register (PMCCM).

(iii) HLDAK (hold acknowledge) ... Output

This is the output pin for the acknowledge signal that indicates that the V850ES/KG1 has received a bus hold request and set the external address/data bus and the strobe pins to high impedance. When this signal is active, the external address/data bus and the strobe pins are in high impedance, and the bus mastership is handed to the external bus master.

(iv) HLDRQ (hold request) ... Input

This is the input pin by which an external device requests the V850ES/KG1 to release the external address/data bus and strobe pins. This pin supports asynchronous input for CLKOUT. When this pin is active, the external address/data bus and strobe pins are set to high impedance either when the V850ES/KG1 completes execution of the current bus cycle, or immediately if no bus cycle is being executed. The HLDAK signal is then made active and the bus is released.

To ensure that the bus hold state is entered, keep the HLDRQ signal active until the HLDAK signal is output.

(9) PCS0, PCS1 (port CS) ... I/O

Port CS is a 2-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as a port, PCS0 and PCS1 can also be used for chip select signal output when the memory is expanded externally in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CS mode control register (PMCCS).

(a) Port mode

PCS0 and PCS1 can be set to input or output in 1-bit units by the port CS mode register (PMCS).

(b) Control mode

PCS0 and PCS1 can be set to the port mode or control mode in 1-bit units by the PMCCS register.

(i) CS0, CS1 (chip select) ... Output

These are the chip select signals for external memory and external peripheral I/Os.

Signal $\overline{\text{CSn}}$ is allocated to memory block n (n = 0, 1).

These pins become active when a bus cycle for accessing the corresponding memory block is started.

In the idle state (TI), these pins are inactive.

(10) PCT0, PCT1, PCT4, PCT6 (port CT) ... I/O

Port CT is a 4-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as a port, PCT0, PCT1, PCT4, and PCT6 can also be used for control signal output when the memory is expanded externally in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CT mode control register (PMCCT).

(a) Port mode

PCT0, PCT1, PCT4, and PCT6 can be set to input or output in 1-bit units by the port CT mode register (PMCT).

(b) Control mode

PCT0, PCT1, PCT4, and PCT6 can be set to the port mode or control mode in 1-bit units by the PMCCT register.

- WR0 (lower byte write strobe) ... Output
 This is the write strobe signal output pin for the lower data of the external 16-bit data bus.
- WR1 (upper byte write strobe) ... Output
 This is the write strobe signal output pin for the higher data of the external 16-bit data bus.
- (iii) RD (read strobe) ... Output

This is the strobe signal that indicates that the bus cycle currently being executed is a read cycle for the external memory or external peripheral I/O. In the idle state (TI), this pin is inactive.

(iv) ASTB (address strobe) ... Output

This is the latch strobe signal output pin for the external address bus.

The output becomes low level in synchronization with the falling edge of the clock in the T1 state of the bus cycle, and becomes high level in synchronization with the falling edge of the clock in the T3 state.

(11) PDH0 to PDH5 (Port DH) ... I/O

Port DH is a 6-bit I/O port that can be set to input or output in 1-bit units. In addition to functioning as a port, PDH0 to PDH5 can also be used as an address bus (A16 to A21) when the memory is expanded externally in the control mode (external expansion mode).

The port mode and control mode can be selected as the operation mode for each bit^{Note}, and are specified by the port DH mode control register (PMCDH).

Note When specifying the port mode/control mode (alternate function) for each bit, pay careful attention to the operation of the alternate functions.

(a) Port mode

PDH0 to PDH5 can be set to input or output in 1-bit units by the port DH mode register (PMDH).

(b) Control mode

PDH0 to PDH5 can be used as A16 to A21 by the PMCDH register.

 A16 to A21 (address bus) ... Output These are the higher 6-bit address output pins within a 22-bit address on the address bus during external access.

(12) PDL0 to PDL15 (Port DL) ... I/O

Port DL is a 16-bit I/O port that can be set to input or output in 1-bit units.

In addition to functioning as a port, PDL0 to PDL15 can also be used as an address/data bus in the multiplex mode and as a data bus in the separate mode when the memory is expanded externally in the control mode (external expansion mode).

The port mode and control mode can be selected as the operation mode for each bit^{Note}, and are specified by the port DL mode control register (PMCDL).

Note When specifying the port mode/control mode (alternate function) for each bit, pay careful attention to the operation of the alternate functions.

(a) Port mode

PDL0 to PDL15 can be set to input or output in 1-bit units by the port DL mode register (PMDL).

(b) Control mode

PDL0 to PDL15 can be used as AD0 to AD15 by the PMCDL register.

(i) AD0 to AD15 (address/data bus) ... I/O

This is a multiplexed address/data bus during external access. In the address timing (T1 state), these pins function as 22-bit address A0 to A15 output pins, and in the data timing (T2, TW, and T3), they function as 16-bit data I/O bus pins.

(13) RESET (reset) ... Input

RESET input is an asynchronous input, and when a signal that has a certain low-level width is input, regardless of the operation clock, system reset is executed with priority over all other actions. In addition to normal initialize and start, RESET can also be used to release the standby mode (HALT, IDLE, and STOP).

(14) REGC (regulator control) ... Input

This is the pin for connecting a capacitor for the regulator.

(15) X1, X2 (crystal for main clock)

These pins are used to connect the resonator that generates the main clock. An external clock can also be input.

(16) XT1, XT2 (crystal for subclock)

These pins are used to connect the resonator that generates the subclock.

(17) AVss (ground for analog)

This is the ground pin for the A/D converter and D/A converter.

(18) AVREF0 (analog reference voltage) ... Input

This is the pin for supplying the reference voltage for the A/D converter.

(19) AVREF1 (analog reference voltage) ... Input

This is the pin for supplying the reference voltage for the D/A converter.

(20) BVDD (power supply for bus interface)

This is the positive power supply pin for the bus interface.

(21) BVss (ground for bus interface)

This is the ground pin for the bus interface.

(22) EVDD (power supply for ports)

This is the power supply pin for the peripheral interface.

(23) EVss (ground for ports)

This is the ground pin for the peripheral interface.

(24) VDD (power supply)

These are the positive power supply pins. All VDD pins should be connected to a positive power supply.

(25) VPP (programming power supply)

This is the positive power supply pin used for the flash memory programming mode. It is provided for products with flash memory. During normal mode operation, connect this pin to Vss.

(26) Vss (ground)

These are the ground pins. Connect all Vss pins to a positive power supply.

(27) IC (internally connected)

This is an internally connected pin. Connect this pin directly to Vss in the normal operation mode.

2.3.3 V850ES/KJ1

(1) P00 to P06 (port 0) ... I/O

Port 0 is a 7-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P00 to P06 can also be used for NMI input, external interrupt request input, and timer H output in the control mode.

The port mode and control mode (alternate functions) can be selected as the operation mode for each bit, and are specified by the port 0 mode control register (PMC0).

(a) Port mode

P00 to P06 can be set to input or output in 1-bit units by the port 0 mode register (PM0).

(b) Control mode (alternate function)

P00 to P06 can be set to the port mode or control mode in 1-bit units by the port 0 mode control register (PMC0).

- (i) NMI (non-maskable interrupt request) ... Input
 This is a non-maskable interrupt request input pin.
- (ii) INTP0 to INTP3 (interrupt request from peripherals) ... Input These are external interrupt request input pins.
- (iii) TOH0, TOH1 (timer output) ... Output These are timer H pulse signal output pins.

(2) P10, P11 (port 1) ... I/O

Port 1 is a 2-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P10 and P11 can also be used for D/A converter analog output. The port mode and control mode cannot be selected as the operation mode for each bit. To use these pins as D/A converter analog output pins, set the port 1 mode register (PM1) to output (03H).

(a) Port mode

P10 and P11 can be set to input or output in 1-bit units by the port 1 mode register (PM1).

(i) ANO0, ANO1 (analog output) ... Output

These are analog output pins to the D/A converter (DAC).

(3) P30 to P39 (port 3) ... I/O

Port 3 is a 10-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P30 to P39 can also be used for serial interface (UART0, I²C0) I/O and 16-bit timer input in control mode 1, and for 16-bit timer output in control mode 2.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port 3 mode control register (PMC3).

P33 and P35 can be set to control mode 1 or control mode 2 in 1-bit units by the port 3 function control register (PFC3). When used as outputs, P36 to P39 are fixed to N-ch open-drain output.

(a) Port mode

P30 to P39 can be set to input or output in 1-bit units by the port 3 mode register (PM3).

(b) Control mode

P30 to P39 can be set to the port mode or control mode in 1-bit units by the port 3 mode control register (PMC3).

P33 and P35 can be set to control mode 1 or control mode 2 in 1-bit units by the port 3 function control register (PFC3).

- (i) TXD0 (transmit data) ... OutputThis is the serial transmit data output pin for UART0.
- (ii) RXD0 (receive data) ... Input
 This is the serial receive data input pin for UART0.
- (iii) ASCK0 (asynchronous serial clock) ... Input This is the serial baud rate clock input pin for UART0.
- (iv) TI000, TI001, TI010 (timer input) ... InputThese are the external count clock input pins for the 16-bit timer.
- (v) TO00, TO01 (timer output) ... Output These are the pulse signal output pins for the 16-bit timer.
- (vi) SDA0 (serial data) ... I/O This is the serial transmit/receive data I/O pin for I^2C0 (only for the μ PD703216Y, 703217Y, and 70F3217Y).
- (vii) SCL0 (serial clock) ... I/O This is the serial clock I/O pin for I²C0 (only for the μPD703216Y, 703217Y, and 70F3217Y).

(4) P40 to P42 (port 4) ... I/O

Port 4 is a 3-bit I/O port for which input and output can be set in 1-bit units. In addition to functioning as an I/O port, P40 to P42 can also be used for serial interface (CSI00) I/O in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port 4 mode control register (PMC4).

Normal output and N-ch open-drain output can be selected for P41 and P42.

(a) Port mode

P40 to P42 can be set to input or output in 1-bit units by the port 4 mode register (PM4).

(b) Control mode

P40 to P42 can be set to the port mode or control mode in 1-bit units by the PMC4 register.

- (i) SO00 (serial output) ... OutputThis is the serial transmit data output pin for CSI00.
- (ii) SI00 (serial input) ... Input This is the serial receive data input pin for CSI00.

(iii) SCK00 (serial clock) ... I/O This is the serial clock I/O pin for CSI00.

(5) P50 to P55 (port 5) ... I/O

Port 5 is a 6-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P50 to P55 can also be used as 16-bit timer input, 8-bit timer I/O, and serial interface (CSIA0) I/O pins in control mode 1, and as real-time output port pins in control mode 2.

They can also be used for key interrupt input by setting key return mode register (KRM) while in the input port mode.

The port mode and control mode (alternate functions) can be selected as the operation mode in 1-bit units, and are specified by the port 5 mode control register (PMC5).

P50 to P55 can be set to control mode 1 or control mode 2 in 1-bit units by the port 5 function control register (PFC5).

Normal output and N-ch open-drain output can be selected for P54 and P55.

(a) Port mode

P50 to P55 can be set to input or output in 1-bit units by the port 5 mode register (PM5).

(b) Control mode (alternate function)

P50 to P55 can be set to the port mode or control mode in 1-bit units by the port 5 mode control register (PMC5).

- TI011 (timer input) ... Input
 This is the external count clock input pin for the 16-bit timer.
- (ii) TI50 (timer input) ... Input This is the external count clock input pin for the 8-bit timer.
- (iii) TO50 (timer output) ... OutputThis is the pulse signal output pin for the 8-bit timer.
- (iv) SOA0 (serial output) ... Output This is the CSIA0 serial transmit data output pin.
- (v) SIA0 (serial input) ... Input This is the CSIA0 serial receive data input pin.
- (vi) SCKA0 (serial clock) ... I/O This is the CSIA0 serial clock I/O pin.
- (vii) RTP00 to RTP05 (real-time output port) ... Output These pins operate as a real-time output port.
- (viii) KR0 to KR5 (key return) ... Input These are the key interrupt input pins. Their operation is specified by the key return mode register (KRM) in the input port mode.

(6) P60 to P615 (port 6) ... I/O

Port 6 is a 16-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P60 to P615 can also be used for real-time output port function, serial interface (CSI02) I/O, and 16-bit timer I/O in control mode 1, and for 16-bit timer output in control mode 2.

The port mode and control mode (alternate functions) can be selected as the operation mode for each bit, and are specified by the port 6 mode control register (PMC6).

P613 can be set to control mode 1 or control mode 2 in 1-bit units by the port 6 function control register (PFC6).

Normal output or N-ch open-drain output can be selected for P67 and P68.

(a) Port mode

P60 to P615 can be set to input or output in 1-bit units by the port 6 mode register (PM6).

(b) Control mode (alternate function)

P60 to P615 can be set to the port mode or control mode in 1-bit units by the port 6 mode control register (PMC6).

- RTP10 to RTP15 (real-time output port) ... Output These pins operate as a real-time output port.
- (ii) SO02 (serial output) ... OutputThis is the serial transmit data output pin for CSI02.
- (iii) SI02 (serial input) ... Input This is the serial receive data input pin for CSI02.
- (iv) SCK02 (serial clock) ... I/O This is the serial clock I/O pin for CSI02.
- (v) TI040, TI041, TI050, TI051 (timer input) ... Input
 These are the external count clock input pins for the 16-bit timer.
- (vi) TO04, TO05 (timer output) ... OutputThese are the pulse signal output pins for the 16-bit timer.

(7) P70 to P715 (port 7) ... Input

Port 7 is a 16-bit input-only port in which all the pins are fixed to input. In addition to functioning as an input port, P70 to P715 can also be used as A/D converter (ADC) analog input pins in the control mode.

Normally, when port and function pins are shared, their operation can be selected by the port mode control register, but in the case of P70 to P715, such a register does not exist. Therefore, these pins cannot be switched between input port and analog input pins for the A/D converter (ADC). For the state of each pin, read the port.

(a) Port mode

P70 to P715 are input-only pins.

(b) Control mode (alternate function)

P70 to P715 are shared with ANI0 to ANI15, but switching is not possible.

 ANI0 to ANI15 (analog input) ... Input These are the analog input pins to the A/D converter (ADC).

(8) P80, P81 (port 8) ... Input

Port 8 is a 2-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P80 and P81 can also be used for serial interface (UART2) I/O in control mode 1, and for serial interface (l^2C1) I/O in control mode 2.

The port mode and control mode (alternate functions) can be selected as the operation mode for each bit, and are specified by the port 8 mode control register (PMC8).

P80 and P81 can be set to control mode 1 or control mode 2 in 1-bit units by the port 8 function control register (PFC8).

(a) Port mode

P80 and P81 can be set to input or output in 1-bit units by the port 8 mode register (PM8).

(b) Control mode (alternate function)

P80 and P81 can be set to the port mode or control mode in 1-bit units by the port 8 mode control register (PMC8).

- TXD2 (transmit data) ... Output
 This is the serial transmit data output pin for UART2.
- (ii) RXD2 (receive data) ... Input This is the serial receive data input pin for UART2.
- (iii) SDA1 (serial data) ... I/O This is the serial transmit/receive data I/O pin for I²C1 (only for the μ PD703216Y, 703217Y, and 70F3217Y).
- (iv) SCL1 (serial clock) ... I/O
 This is the serial clock I/O pin for I²C1 (only for the μPD703216Y, 703217Y, and 70F3217Y).

(9) P90 to P915 (port 9) ... I/O

Port 9 is a 16-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, P90 to P915 can also be used for lower 16-bit address output within a 24-bit address on the address bus during external access in control mode 1, and for serial interface (UART1, CSI01, CSIA1) I/O, 16-bit timer I/O, 8-bit timer output, and external interrupt request input in control mode 2.

Moreover, they can also function as 16-bit timer inputs, 8-bit timer inputs, and key interrupt inputs in the input port mode.

The port mode and control mode (alternate functions) can be selected as the operation mode for each bit, and are specified by the port 9 mode control register (PMC9).

P90 to P915 can be set to control mode 1 or control mode 2 in 1-bit units by the port 9 function control register (PFC9).

Normal output or N-ch open-drain output can be selected for P98, P99, P911, and P912.

(a) Port mode

P90 to P915 can be set to input or output in 1-bit units by the port 9 mode register (PM9).

(b) Control mode (alternate function)

P90 to P915 can be set to the port mode or control mode in 1-bit units by the port 9 mode control register (PMC9) (when used as the A0 to A15 pins, mode switching in 16-bit units is necessary).

- A0 to A15 (address bus) ... Output These are the lower 16-bit address output pins within a 24-bit address on the address bus during external access.
- (ii) TXD1 (transmit data) ... Output This is the serial transmit data output pin for UART1.
- (iii) RXD1 (receive data) ... InputThis is the serial receive data input pin for UART1.
- (iv) TI020, TI021, TI030, TI031 (timer input) ... Input These are the external count clock input pins for the 16-bit timer.
- (v) TO02, TO03 (timer output) ... Output These are the pulse signal output pins for the 16-bit timer.
- (vi) TI51 (timer input) ... InputThis is the external count clock input pin for the 8-bit timer.
- (vii) TO51 (timer output) ... OutputThis is the pulse signal output pin for the 8-bit timer.
- (viii) SO01, SOA1 (serial output) ... Output These are the serial transmit data output pins for CSI01 and CSIA1.
- (ix) SI01, SIA1 (serial input) ... Input
 These are the serial receive data input pins for CSI01 and CSIA1.
- (x) CSK01, SCKA1 (serial clock) ... I/O
 These are the serial clock I/O pins for CSI01 and CSIA1.
- (ix) INTP4 to INTP6 (interrupt request from peripherals) ... Input These are the external interrupt request input pins.
- (iix) KR6, KR7 (key return) ... Input These are the key interrupt input pins. Their operation is specified by the key return mode register (KRM) in the input port mode.

(10) PCD0 to PCD3 (port CD) ... I/O

Port CD is a 4-bit I/O port for which input and output can be set in 1-bit units. PCD0 to PCD3 operate as an I/O port.

(a) Port mode

PCD0 to PCD3 can be set to input or output in 1-bit units by the port CD mode register (PMCD).

(11) PCM0 to PCM5 (port CM) ... I/O

Port CM is a 6-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as an I/O port, PCM0 to PCM5 can also be used for wait insertion signal input, internal system clock output, and bus hold control signal I/O in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CM mode control register (PMCCM).

(a) Port mode

PCM0 to PCM5 can be set to input or output in 1-bit units by the port CM mode register (PMCM).

(b) Control mode

PCM0 to PCM5 can be set to the port mode or control mode in 1-bit units by the PMCCM register.

(i) WAIT (wait) ... Input

This is a control signal input pin that inserts data waits in a bus cycle. This pin supports asynchronous input for CLKOUT. In the multiplex mode, sampling starts at the falling edge of the CLKOUT signal in the T2 and TW states of the bus cycle. In the separate mode, sampling starts at the rising edge of the CLKOUT signal in the T1 and TW states of the bus cycle. If the setup/hold times in the sampling timing are not satisfied, wait insertion may not be performed.

(ii) CLKOUT (clock output) ... Output

This is the internal system clock output pin. Since it is in the port mode during the reset period, output is not performed from the CLKOUT pin. To perform CLKOUT output, set this pin to the control mode by the port CM mode control register (PMCCM).

(iii) HLDAK (hold acknowledge) ... Output

This is the output pin for the acknowledge signal that indicates that the V850ES/KJ1 has received a bus hold request and set the external address/data bus and the strobe pins to high impedance. When this signal is active, the external address/data bus and the strobe pins are in high impedance, and the bus mastership is handed to the external bus master.

(iv) HLDRQ (hold request) ... Input

This is the input pin by which an external device requests the V850ES/KJ1 to release the external address/data bus and strobe pins. This pin supports asynchronous input for CLKOUT. When this pin is active, the external address/data bus and strobe pins are set to high impedance either when the V850ES/KJ1 completes execution of the current bus cycle, or immediately if no bus cycle is being executed. The HLDAK signal is then made active and the bus is released.

To ensure that the bus hold state is entered, keep the HLDRQ signal active until the HLDAK signal is output.

(12) PCS0 to PCS7 (port CS) ... I/O

Port CS is an 8-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as a port, PCS0 to PCS7 can also be used for chip select signal output when the memory is expanded externally in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CS mode control register (PMCCS).

(a) Port mode

PCS0 to PCS7 can be set to input or output in 1-bit units by the port CS mode register (PMCS).

(b) Control mode

PCS0 to PCS7 can be set to the port mode or control mode in 1-bit units by the PMCCS register.

(i) $\overline{CS0}$ to $\overline{CS3}$ (chip select) ... Output

These are the chip select signals for external memory and external peripheral I/Os.

Signal $\overline{\text{CSn}}$ is allocated to memory block n (n = 0 to 3).

These pins become active when a bus cycle for accessing the corresponding memory block is started.

In the idle state (TI), these pins are inactive.

(13) PCT0 to PCT7 (port CT) ... I/O

Port CT is an 8-bit I/O port for which input and output can be set in 1-bit units.

In addition to functioning as a port, PCT0 to PCT7 can also be used for control signal output when the memory is expanded externally in the control mode.

The port mode and control mode can be selected as the operation mode for each bit, and are specified by the port CT mode control register (PMCCT).

(a) Port mode

PCT0 to PCT7 can be set to input or output in 1-bit units by the port CT mode register (PMCT).

(b) Control mode

PCT0 to PCT7 can be set to the port mode or control mode in 1-bit units by the PMCCT register.

- WR0 (lower byte write strobe) ... Output
 This is the write strobe signal output pin for the lower data of the external 16-bit data bus.
- WR1 (upper byte write strobe) ... Output
 This is the write strobe signal output pin for the higher data of the external 16-bit data bus.
- (iii) RD (read strobe) ... Output

This is the strobe signal that indicates that the bus cycle currently being executed is a read cycle for the external memory or external peripheral I/O. In the idle state (TI), this pin is inactive.

(iv) ASTB (address strobe) ... Output

This is the latch strobe signal output pin for the external address bus.

The output becomes low level in synchronization with the falling edge of the clock in the T1 state of the bus cycle, and becomes high level in synchronization with the falling edge of the clock in the T3 state.

(14) PDH0 to PDH7 (port DH) ... I/O

Port DH is an 8-bit I/O port that can be set to input or output in 1-bit units.

In addition to functioning as a port, PDH0 to PDH7 can also be used as an address bus (A16 to A23) when the memory is expanded externally in the control mode (external expansion mode).

The port mode and control mode can be selected as the operation mode for each bit^{Note}, and are specified by the port DH mode control register (PMCDH).

Note When specifying the port mode/control mode (alternate function) for each bit, pay careful attention to the operation of the alternate functions.

(a) Port mode

PDH0 to PDH7 can be set to input or output in 1-bit units by the port DH mode register (PMDH).

(b) Control mode

PDH0 to PDH7 can be used as A16 to A23 by the PMCDH register.

(i) A16 to A23 (address bus) ... Output

These are the higher 8-bit address output pins within a 24-bit address on the address bus during external access.

(15) PDL0 to PDL15 (port DL) ... I/O

Port DL is a 16-bit I/O port that can be set to input or output in 1-bit units.

In addition to functioning as a port, PDL0 to PDL15 can also be used as an address/data bus in the multiplex mode and as a data bus in the separate mode when the memory is expanded externally in the control mode (external expansion mode).

The port mode and control mode can be selected as the operation mode for each bit^{Note}, and are specified by the port DL mode control register (PMCDL).

Note When specifying the port mode/control mode (alternate function) for each bit, pay careful attention to the operation of the alternate functions.

(a) Port mode

PDL0 to PDL15 can be set to input or output in 1-bit units by the port DL mode register (PMDL).

(b) Control mode

PDL0 to PDL15 can be used as AD0 to AD15 by the PMCDL register.

(i) AD0 to AD15 (address/data bus) ... I/O

This is a multiplexed address/data bus during external access. In the address timing (T1 state), these pins function as 24-bit address A0 to A15 output pins, and in the data timing (T2, TW, and T3), they function as 16-bit data I/O bus pins.

(16) RESET (reset) ... Input

RESET input is an asynchronous input, and when a signal that has a certain low-level width is input, regardless of the operation clock, system reset is executed with priority over all other actions. In addition to normal initialize and start, RESET can also be used to release the standby mode (HALT, IDLE, and STOP).

(17) REGC (regulator control) ... Input

This is the pin for connecting a capacitor for the regulator.

(18) X1, X2 (crystal for main clock)

These pins are used to connect the resonator that generates the main clock. An external clock can also be input.

(19) XT1, XT2 (crystal for subclock)

These pins are used to connect the resonator that generates the subclock.

(20) AVss (ground for analog)

This is the ground pin for the A/D converter and D/A converter.

(21) AVREF0 (analog reference voltage) ... Input

This is the pin for supplying the reference voltage for the A/D converter.

(22) AVREF1 (analog reference voltage) ... Input

This is the pin for supplying the reference voltage for the D/A converter.

(23) BVDD (power supply for bus interface)

This is the positive power supply pin for the bus interface.

(24) BVss (ground for bus interface)

This is the ground pin for the bus interface.

(25) EVDD (power supply for ports)

This is the power supply pin for the peripheral interface.

(26) EVss (ground for ports)

This is the ground pin for the peripheral interface.

(27) VDD (power supply)

These are the positive power supply pins. All VDD pins should be connected to a positive power supply.

(28) VPP (programming power supply)

This is the positive power supply pin used for the flash memory programming mode. It is provided for products with flash memory. During normal mode operation, connect this pin to Vss.

(29) Vss (ground)

These are the ground pins. Connect all Vss pins to a positive power supply.

(30) IC (internally connected)

This is an internally connected pin. Connect this pin directly to Vss in the normal operation mode.

2.4 Pin I/O Circuits and Recommended Connection of Unused Pins

Pin	Alternate Function	I/O Circuit Type	Recommended Connection	Product
P00	ТОН0	5-A	Input: Independently connect to EVDD or EVss via a	All products
P01	TOH1		resistor.	
P02	NMI	5-W	Output: Leave open.	
P03 to P06	INTP0 to INTP3	-		
P10	ANO0	12-B	Input: Independently connect to AVREF1 or AVSS via a	KG1, KJ1
P11	ANO1	-	resistor. Output: Leave open.	
P30	TXD0	5-A	Input: Independently connect to EVDD or EVSS via a	All products
P31	RXD0	5-W	resistor.	
P32	ASCK0		Output: Leave open	
P33	TI000/TO00			
P34	TI001			
P35	TI010/TO01			
P36, P37	_	13-B		KG1, KJ1
P38	SDA0 ^{Note}	13-AE		All products
P39	SCL0 ^{Note}			
P40	SI00	5-W		All products
P41	SO00	10-E		
P42	SCK00	10-F		
P50	TI011/RTP00/KR0	8-A		All products
P51	TI50/RTP01/KR1			
P52	TO50/RTP02/KR2			
P53	SIA0/RTP03/KR3			
P54	SOA0/RTP04/KR4	10-A		
P55	SCKA0/RTP05/KR5			
P60 to P65	RTP10 to RTP15	5-A		KJ1
P66	SI02	5-W		
P67	SO02	10-E		
P68	SCK02	10-F		
P69	TI040	5-W		
P610	TI041			
P611	TO04	5-A		
P612	TI050	5-W		
P613	TI051/TO05			
P614, P615	_	13-B		
P70 to P77	ANI0 to ANI7	9-C	Connect to AVREFO or AVSS.	All products
P78 to P715	ANI8 to ANI15			

Note Only for products with an I^2C bus.

Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

5				(2/3)
Pin	Alternate Function	I/O Circuit Type	Recommended Connection	Product
P80	RXD2/SDA1 ^{Note}	10-F	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.	KJ1
P81	TXD2/SCL1 ^{Note}		Output: Leave open.	
P90	A0/TXD1/KR6	8-A		All products
P91	A1/RXD1/KR7	4		
P92	A2/TI020/TO02			KG1, KJ1
P93	A3/TI021	5-W		
P94	A4/TI030/TO03	8-A		
P95	A5/TI031	5-W		
P96	A6/TI51/TO51	8-A		All products
P97	A7/SI01	5-W		
P98	A8/SO01	10-E		
P99	A9/SCK01	10-F		
P910	A10/SIA1	5-W		KG1, KJ1
P911	A11/SOA1	10-E		
P912	A12/SCKA1	10-F		
P913	A13/INTP4	5-W		All products
P914, P915	A14/INTP5, A15/INTP6	8-A		
PCD0 to PCD3	_	5	Input: Independently connect to BVDD or BVss via a	KJ1
PCM0	WAIT	5	resistor. (For the V850ES/KF1, independently	All products
PCM1	CLKOUT	1	connect to EV _{DD} or EV _{SS} via a resistor.) Output: Leave open	
PCM2	HLDAK	1	Output: Leave open	
PCM3	HLDRQ	1		
PCM4,PCM5	-	1		KJ1
PCS0, PCS1	CS0, CS1	5		All products
PCS2, PCS3	CS2, CS3	1		KJ1
PCS4 to PCS7	_	1		
PCT0	WR0	5		All products
PCT1	WR1	1		
PCT2,PCT3	_	1		KJ1
PCT4	RD	1		All products
PCT5	_	1		KJ1
PCT6	ASTB	1		All products
PCT7	_	1		KJ1
PDL0 to PDL15	AD0 to AD15	5	+	All products
PDH0 to PDH5	A16 to A21	5	+	KG1, KJ1
PDH6, PDH7	A22, A23	1 -		KJ1
AV _{REF0}	_	_	Directly connect to VDD.	All products
AV _{REF1}	_	_	Directly connect to VDD.	KG1, KJ1
AVss				All products

Note Only for the μ PD703216Y, 703217Y, and 70F3217Y

Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

				(3/3)		
Pin	Alternate Function	I/O Circuit Type	Recommended Connection	Target Produc		
BVDD	-	-	_	KG1, KJ1		
BVss	-	-	_	KG1, KJ1		
EVDD	-	-	_	All products		
EVss	-	-	_	All products		
IC ^{Note 1}	-	-	Directly connect to EVss or Vss or pull down with a $AII p$ 10 k Ω resistor.			
RESET	-	2	_	All products		
$V_{PP}{}^{Note 2}$	-	-	Directly connect to EVss or Vss or pull down with a 10 k Ω resistor.	All products		
VDD	-	-	_	All products		
Vss	-	-	– All pro			
X1	-	-	— All r			
X2	-	-	– All I			
XT1	-	16	Directly connect to Vss.	All products		
XT2	-	16	Leave open.	All products		

*

 \star


×


Notes 1. Only for products with a mask ROM

2. Only for products with flash memory

Remark KG1: V850ES/KG1, KJ1: V850ES/KJ1

2.5 Pin I/O Circuits





CHAPTER 3 CPU FUNCTIONS

The CPU of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 is based on the RISC architecture and executes most instructions in one clock cycle by using a 5-stage pipeline control.

3.1 Features

O Number of instructions:		83
O Minimum instruction execution time:		50.0 ns (@ 20 MHz operation, 4.5 to 5.5 V, not using regulator)
		62.5 ns (@ 16 MHz operation, 4.0 to 5.5 V, using regulator)
		100 ns (@ 10 MHz operation: 2.7 to 5.5 V, not using regulator)
O Memory space	Program space:	64 MB linear
	Data space:	4 GB linear
	 Memory block d 	ivision function: 2 MB, 64 KB/Total of 2 blocks (V850ES/KF1)
		: 2 MB, 2 MB/Total of 2 blocks (V850ES/KG1)
		: 2 MB, 2 MB, 4 MB, 8 MB/Total of 4 blocks (V850ES/KJ1)
O General-purpose	e registers: 32 bits $ imes$	32
O Internal 32-bit ar	chitecture	
O 5-stage pipeline	control	
O Multiply/divide in	structions	
O Saturated opera	tion instructions	
O 32-bit shift instru	iction: 1 clock	
O Load/store instru	uction with long/shor	t format
O Four types of bit	manipulation instru	ctions
 SET1 		

- CLR1
- NOT1
- TST1

3.2 CPU Register Set

The CPU registers of the V850ES/KF1, V850ES/KG1 and V850ES/KJ1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have 32-bit width. For details, refer to the **V850ES Architecture User's Manual**.

(1) Program register set	(2) System register set
31	0 31
r0 (Zero register)	EIPC (Interrupt status saving register)
r1 (Assembler-reserved register)	EIPSW (Interrupt status saving register)
r2	
r3 (Stack pointer (SP))	FEPC (NMI status saving register)
r4 (Global pointer (GP))	FEPSW (NMI status saving register)
r5 (Text pointer (TP))	
r6	ECR (Interrupt source register)
r7	
r8	PSW (Program status word)
r9	
r10	CTPC (CALLT execution status saving register)
r11	CTPSW (CALLT execution status saving register)
r12	
r13	
r14	DBPC (Exception/debug trap status saving register
r15	DBPSW (Exception/debug trap status saving register
r16	
r17	CTBP (CALLT base pointer)
r18	
r19	
r20	
r21	
r22	
r23	
r24	
r25	
r26	
r27	
r28	
r29	
r30 (Element pointer (EP))	
r31 (Link pointer (LP))	
31	0
PC (Program counter)	

3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. All of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when using these registers. r0 always holds 0 and is used for operations that use 0 and offset 0 addressing. r30 is used as a base pointer when performing memory access with the SLD and SST instructions.

Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost, and they must be restored to the registers after the registers have been used. There are cases when r2 is used by the real-time OS. If r2 is not used by the real-time OS, r2 can be used as a variable register.


Name	Usage	Operation		
rO	Zero register	Always holds 0		
r1	Assembler-reserved register	Working register for generating 32-bit immediate		
r2	Address/data variable register (w	hen r2 is not used by the real-time OS to be used)		
r3	Stack pointer Used to generate stack frame when function is called			
r4	Global pointer Used to access global variable in data area			
r5	Text pointer Register to indicate the start of the text area (area for placing program cod			
r6 to r29	Address/data variable register			
r30	Element pointer Base pointer when memory is accessed			
r31	Link pointer	Used by compiler when calling function		
PC	Program counter Holds instruction address during program execution			

Table 3-1. Program Registers

(2) Program counter (PC)

This register holds the address of the instruction under execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to bit 26, it is ignored.

Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

Read from and write to system registers are performed by setting the system register numbers shown below with the system register load/store instructions (LDSR, STSR instructions).

Register No.	System Register Name	Operand Specification Enabled	
		LDSR Instruction	STSR Instruction
0	Interrupt status saving register (EIPC) ^{Note 1}	Yes	Yes
1	Interrupt status saving register (EIPSW) ^{Note 1}	Yes	Yes
2	NMI status saving register (FEPC) ^{Note 1}	Yes	Yes
3	NMI status saving register (FEPSW) ^{Note 1}	Yes	Yes
4	Interrupt source register (ECR)	No	Yes
5	Program status word (PSW)	Yes	Yes
6 to 15	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No
16	CALLT execution status saving register (CTPC)	Yes	Yes
17	CALLT execution status saving register (CTPSW)	Yes	Yes
18	Exception/debug trap status saving register (DBPC)	Yes ^{Note 2}	Yes
19	Exception/debug trap status saving register (DBPSW)	Yes ^{Note 2}	Yes
20	CALLT base pointer (CTBP)	Yes	Yes
21 to 31	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No

Table 3-2.	System	Register	Numbers
------------	--------	----------	---------

Notes 1. Since only one set of these registers is available, the contents of this register must be saved by the program when multiple interrupt servicing is enabled.

2. Can be accessed only during DBTRAP instruction execution.

Caution Even if bit 0 of EIPC, FEPC, or CTPC is set to (1) by the LDSR instruction, bit 0 is ignored during return with the RETI instruction following interrupt servicing (because bit 0 of PC is fixed to 0). If setting a value to EIPC, FEPC, and CTPC, set an even number (bit 0 = 0).

(1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.


Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)).

The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions.

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.



(2) NMI status saving registers (FEPC, FEPSW)

There are two NMI status saving registers, FEPC and FEPSW.


Upon occurrence of a non-maskable interrupt (NMI), the contents of the program counter (PC) are saved to FEPC and the contents of the program status word (PSW) are saved to FEPSW.

The address of the next instruction following the instruction executed when a non-maskable interrupt occurs is saved to FEPC, except for some instructions.

The current PSW contents are saved to FEPSW.


Since there is only one set of NMI status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is performed.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved (fixed to 0) for future function expansion.



(3) Interrupt source register (ECR)

Upon occurrence of an interrupt or an exception, the interrupt source register (ECR) holds the source of an interrupt or an exception. The value held by ECR is the exception code coded for each interrupt source. This register is a read-only register, and thus data cannot be written to it using the LDSR instruction.



(4) Program status word (PSW)

A program status word (PSW) is a collection of flags that indicate the program status (instruction execution result) and the CPU status.

When the contents of this register are changed using the LDSR instruction, the new contents become valid immediately following completion of the LDSR instruction execution. However, if the ID flag is set to 1, interrupt request acknowledgement during LDSR instruction execution is prohibited.

Bits 31 to 8 are reserved (fixed to 0) for future function expansion.

PSW	31	8 7 6 5 4 3 2 1 0 RFU NP EP ID SAT CY OV S Z After reset 00000020H
Bit position	Flag name	Description
31 to 8	RFU	Reserved field. Fixed to 0.
7	NP	Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set to 1 when an NMI request is acknowledged, and disables multiple interrupts. 0: NMI servicing not in progress 1: NMI servicing in progress
6	EP	Indicates that exception processing is in progress. This flag is set to 1 when an exception occurs. Moreover, interrupt requests can be acknowledged even when this bit is set.0: Exception processing not in progress1: Exception processing in progress
5	ID	Indicates whether maskable interrupt request acknowledgment is enabled. 0: Interrupt enabled 1: Interrupt disabled
4	SAT ^{Note}	Indicates that the result of executing a saturated operation instruction has overflowed and that the calculation result is saturated. Since this is a cumulative flag, it is set to 1 when the result of a saturated operation instruction becomes saturated, and it is not cleared to 0 even if the operation results of successive instructions do not become saturated. This flag is neither set nor cleared when arithmetic operation instructions are executed. 0: Not saturated 1: Saturated
3	CY	Indicates whether carry or borrow occurred as the result of an operation. 0: No carry or borrow occurred 1: Carry or borrow occurred
2	OV ^{Note}	Indicates whether overflow occurred during an operation. 0: No overflow occurred 1: Overflow occurred.
1	S ^{Note}	Indicates whether the result of an operation is negative. 0: Operation result is positive or 0. 1: Operation result is negative.
0	z	Indicates whether operation result is 0. 0: Operation result is not 0. 1: Operation result is 0.

Remark Note is explained on the following page.

(2/2)

Note	During saturated operation, the saturated operation results are determined by the contents of the OV flag and S flag. The SAT flag is set to 1 only when the OV flag is set to 1 during saturated operation.					
	Operation result status		Flag status		Saturated	
			OV	S	operation result	
	Maximum positive value exceeded	1	1	0	7FFFFFFH	
	Maximum negative value exceeded	1	1	1	8000000H	
	Positive (maximum value not exceeded)	Holds value	0	0	Actual operation	
	Negative (maximum value not exceeded)	before operation		1	result	
	3 (1 1 1 1 1 1 1 1 1 1	1		1	<u> </u>	


(5) CALLT execution status saving registers (CTPC, CTPSW)

There are two CALLT execution status saving registers, CTPC and CTPSW.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the program status word (PSW) contents are saved to CTPSW.

The contents saved to CTPC consist of the address of the next instruction after the CALLT instruction. The current PSW contents are saved to CTPSW.

Bits 31 to 26 CTPC and bits 31 to 8 of CTPSW are reserved (fixed to 0) for future function expansion.



(6) Exception/debug trap status saving registers (DBPC, DBPSW)


There are two exception/debug trap status saving registers, DBPC and DBPSW.

Upon occurrence of an exception trap or debug trap, the contents of the program counter (PC) are saved to DBPC, and the program status word (PSW) contents are saved to DBPSW.

The contents saved to DBPC consist of the address of the next instruction after the instruction executed when an exception trap or debug trap occurs.

The current PSW contents are saved to DBPSW.


Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved (fixed to 0) for future function expansion.



(7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify table addresses and generate target addresses (bit 0 is fixed to 0).

Bits 31 to 26 are reserved (fixed to 0) for future function expansion.



3.3 Operation Modes

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have the following operating modes.

(1) Normal operating mode

After the system has been released from the reset state, the pins related to the bus interface are set to the port mode, execution branches to the reset entry address of the internal ROM, and instruction processing is started. An external device can be connected to the external memory area by setting the PMCDH, PMCDL, PMCCM, PMCCS, and PMCCT registers to the control mode via software.

(2) Flash memory programming mode

μPD70F3210, 70F3210Y: V850ES/KF1 μPD70F3214, 70F3214Y: V850ES/KG1 μPD70F3217, 70F3217Y: V850ES/KJ1

The internal flash memory can be written or erased when 10 V ±0.3 V is applied to the VPP pin.

VPP	Operating Mode	
0	lormal operation mode	
10±0.3 V	Flash memory programming mode	
VDD	Setting prohibited	


3.4 Address Space

3.4.1 CPU address space

The CPU of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 uses a 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). When addressing instruction addresses, a linear address space (program space) of up to 64 MB is supported. However, both the program and data spaces include areas whose use is prohibited. For details, refer to **Figure 3-2**.

Figure 3-1 shows the CPU address space.






3.4.2 Image

Up to 16 MB of external memory area in a linear address space (program area) of up to 16 MB, internal ROM area, and internal RAM area are supported for instruction address addressing. During operand addressing (data access), up to 4 GB of linear address space (data space) is supported. However, the 4 GB address space is viewed as 64 images of a 64 MB physical address space. In other words, the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.






3.4.3 Wraparound of CPU address space

(1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to bit 26 as a result of branch address calculation, the higher 6 bits ignore this and remain 0.

Therefore, the lower-limit address of the program space, 00000000H, and the upper-limit address, 03FFFFFFH, are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.


Caution No instructions can be fetched from the 4 KB area of 03FFF000H to 03FFFFFFH because this area is an on-chip peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.



(2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the data space, address 00000000H, and the upper-limit address, FFFFFFFH, are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.



3.4.4 Memory map

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have reserved areas as shown below.




Figure 3-3. Data Memory Map (Physical Addresses)

- 2. 64 KB for the V850ES/KF1
- **3.** Fetch access and read access to addresses 0000000H to 00FFFFFH is performed for the internal ROM area, but in the case of data write access, it is performed for an external memory area.




Figure 3-4. Program Memory Map

3.4.5 Areas


(1) Internal ROM area


An area of 1 MB from 0000000H to 00FFFFFH is reserved for the internal ROM area.

(a) Internal ROM/internal flash memory (128 KB)

A 128 KB area from 0000000H to 001FFFFH is provided in the following products. Addresses 0020000H to 00FFFFFH are an access-prohibited area.

- V850ES/KF1 (μPD703210, 703210Y, 70F3210, 70F3210Y)
- V850ES/KG1 (µPD703214, 703214Y, 70F3214, 70F3214Y)
- V850ES/KJ1 (μPD703217, 703217Y, 70F3217, 70F3217Y)






(b) Internal ROM/internal flash memory area (96 KB)

A 96 KB area from 0000000H to 0017FFFH is provided in the following products. Addresses 0018000H to 00FFFFFH are an access-prohibited area.

- V850ES/KF1 (μPD703209, 703209Y)
- V850ES/KG1 (μPD703213, 703213Y)
- V850ES/KJ1 (µPD703216, 703216Y)





(c) Internal ROM/internal flash memory area (64 KB)

A 64 KB area from 000000H to 000FFFFH is provided in the following products. Addresses 0010000 to 00FFFFFH are an access-prohibited area.

- V850ES/KF1 (μPD703208, 703208Y)
- V850ES/KG1 (μPD703212, 703212Y)




Figure 3-7. Internal ROM Area (64 KB)

• Interrupt/exception table

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 increase the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

This group of handler addresses is called an interrupt/exception table. This table is located in the internal ROM area. When an interrupt/exception request is acknowledged, execution jumps to the handler address and the program written in that memory is executed. Table 3-3 lists the interrupt/exception sources and the corresponding addresses.

Start Address of Interrupt/ Exception Table	Interrupt/ Exception Source	Start Address of Interrupt/ Exception Table	Interrupt/ Exception Source
0000000H	RESET	000001B0H	INTSRE1
0000010H	NMI	000001C0H	INTSR1
0000020H	INTWDT1	000001D0H	INTST1
0000030H	INTWDT2	000001E0H	INTTMH0
0000040H	TRAP0n (n = 0 to F)	000001F0H	INTTMH1
0000050H	TRAP1n (n = 0 to F)	00000200H	INTCSIA0
0000060H	ILGOP/DBG0	00000210H	INTIIC0 ^{Note 1}
0000080H	INTWDTM1	00000220H	INTAD
0000090H	INTP0	00000230H	INTKR
00000A0H	INTP1	00000240H	INTWTI
00000B0H	INTP2	00000250H	INTWT
00000C0H	INTP3	00000260H	INTBRG
00000D0H	INTP4	00000270H	INTTM020 ^{Note 2}
00000E0H	INTP5	00000280H	INTTM021Note 2
00000F0H	INTP6	00000290H	INTTM030 ^{Note 2}
00000100H	INTTM000	000002A0H	INTTM031 ^{Note 2}
00000110H	INTTM001	000002B0H	INTCSIA1 ^{Note 2}
00000120H	INTTM010	000002C0H	INTTM040 ^{Note 3}
00000130H	INTTM011	000002D0H	INTTM041 ^{Note 3}
00000140H	INTTM50	000002E0H	INTTM050 ^{Note 3}
00000150H	INTTM51	000002F0H	INTTM051 ^{Note 3}
00000160H	INTCSI00	00000300H	INTCSI02 ^{Note 3}
00000170H	INTCSI01	00000310H	INTSRE2 ^{Note 3}
00000180H	INTSRE0	00000320H	INTSR2 ^{Note 3}
00000190H	INTSR0	00000330H	INTST2 ^{Note 3}
000001A0H	INTST0	00000340H	INTIIC1 ^{Note 4}

Table 3-3. Interrupt/Exception Table

Notes 1. Only for products with an I²C bus

- 2. Only for the V850ES/KG1 and V850ES/KJ1
- 3. Only for the V850ES/KJ1
- 4. Only for the μ PD703216Y, 703217Y, and 70F3217Y

(2) Internal RAM area

An area of 60 KB maximum from 3FF0000H to 3FFEFFFH is reserved for the internal RAM area.

(a) Internal RAM (6 KB)

A 6 KB area from 3FFD800H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFD7FFH are an access-prohibited area.

- V850ES/KF1 (μPD703210, 703210Y, 70F3210, 70F3210Y)
- V850ES/KG1 (μPD703214, 703214Y, 70F3214, 70F3214Y)
- V850ES/KJ1 (μPD703216, 703216Y, 703217, 703217Y, 70F3217, 70F3217Y)





Figure 3-8. Internal RAM Area (6 KB)

(b) Internal RAM area (4 KB)

A 4 KB area from 3FFE000H to 3FFEFFFH is provided as physical internal RAM in the following products. Addresses 3FF0000H to 3FFDFFFH are an access-prohibited area.

- V850ES/KF1 (μPD703218, 703218Y, 703219, 703219Y)
- V850ES/KG1 (μPD703212, 703212Y, 703213, 70F3213Y)

Figure 3-9. Internal RAM Area (4 KB)



(3) On-chip peripheral I/O area

A 4 KB area from 3FFF000H to 3FFFFFH is reserved as the on-chip peripheral I/O area.




Figure 3-10. On-Chip Peripheral I/O Area

Peripheral I/O registers assigned with functions such as on-chip peripheral I/O operation mode specification and state monitoring are mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.

Cautions 1. If word access of a register is attempted, halfword access to the word area is performed twice, first for the lower bits, then for the higher bits, ignoring the lower 2 address bits.

- 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined if the access is a read operation. If a write access is performed, only the data in the lower 8 bits is written to the register.
- 3. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

(4) External memory area

15 MB (0100000H to 0FFFFFFH) are provided as the external memory area. For details, refer to **CHAPTER 5 BUS CONTROL FUNCTION**.

3.4.6 Peripheral I/O registers

				Ope	erable	e Bit	(1/12
Address	Function Register Name	Symbol	R/W	1	8	16	After Reset
FFFFF004H	Port DL register	PDL	R/W			\checkmark	Undefined
FFFFF004H	Port DL register L	PDLL	R/W	\checkmark			Undefined
FFFFF005H	Port DL register H	PDLH	R/W				Undefined
FFFFF006H	Port DH register	PDH ^{Note 1}	R/W	\checkmark			Undefined
FFFFF008H	Port CS register	PCS	R/W				Undefined
FFFF00AH	Port CT register	PCT	R/W	\checkmark			Undefined
FFFFF00CH	Port CM register	PCM	R/W	\checkmark			Undefined
FFFFF00EH	Port CD register	PCD ^{Note 2}	R/W				Undefined
FFFFF024H	Port DL mode register	PMDL	R/W				FFFFH
FFFFF024H	Port DL mode register L	PMDLL	R/W				FFH
FFFFF025H	Port DL mode register H	PMDLH	R/W	\checkmark			FFH
FFFFF026H	Port DH mode register	PMDH ^{Note 1}	R/W	\checkmark			FFH
FFFFF028H	Port CS mode register	PMCS	R/W				FFH
FFFFF02AH	Port CT mode register	PMCT	R/W				FFH
FFFFF02CH	Port CM mode register	PMCM	R/W				FFH
FFFFF02EH	Port CD mode register	PMCD ^{Note 2}	R/W				FFH
FFFFF044H	Port DL mode control register	PMCDL	R/W				0000H
FFFFF044H	Port DL mode control register L	PMCDLL	R/W				00H
FFFFF045H	P ort DL mode control register H	PMCDLH	R/W				00H
FFFFF046H	Port DH mode control register	PMCDH ^{Note 1}	R/W				00H
FFFFF048H	Port CS mode control register	PMCCS	R/W				00H
FFFFF04AH	Port CT mode control register	PMCCT	R/W	\checkmark	\checkmark		00H
FFFFF04CH	Port CM mode control register	PMCCM	R/W				00H
FFFF066H	Bus size configuration register	BSC	R/W				5555H
FFFFF06EH	System wait control register	VSWC	R/W				77H
FFFFF100H	Interrupt mask register 0	IMR0	R/W				FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L	R/W	\checkmark			FFH
FFFFF101H	Interrupt mask register 0H	IMR0H	R/W	\checkmark			FFH
FFFFF102H	Interrupt mask register 1	IMR1	R/W				FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L	R/W	\checkmark			FFH
FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	\checkmark	\checkmark		FFH
FFFFF104H	Interrupt mask register 2	IMR2 ^{Note 1}	R/W				FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L ^{Note 1}	R/W	\checkmark	\checkmark		FFH
FFFFF105H	Interrupt mask register 2H	IMR2H ^{Note 1}	R/W	\checkmark	\checkmark		FFH
FFFFF110H	Interrupt control register	WDT1IC	R/W	\checkmark	\checkmark		47H
FFFFF112H	Interrupt control register	PIC0	R/W	\checkmark	\checkmark		47H
FFFFF114H	Interrupt control register	PIC1	R/W	\checkmark	\checkmark		47H
FFFFF116H	Interrupt control register	PIC2	R/W				47H

Notes 1. Only for the V850ES/KG1 and V850ES/KJ1

2. Only for the V850ES/KJ1

							(2/12)
Address	Eurotion Desister Name	Simbol		Ope	erable	e Bit	After Desci
Address	Function Register Name	Symbol	R/W	1	8	16	After Reset
FFFFF118H	Interrupt control register	PIC3	R/W	\checkmark			47H
FFFFF11AH	Interrupt control register	PIC4	R/W	\checkmark			47H
FFFFF11CH	Interrupt control register	PIC5	R/W	\checkmark			47H
FFFFF11EH	Interrupt control register	PIC6	R/W	\checkmark	\checkmark		47H
FFFFF120H	Interrupt control register	TM0IC00	R/W	\checkmark			47H
FFFFF122H	Interrupt control register	TM0IC01	R/W	\checkmark			47H
FFFFF124H	Interrupt control register	TM0IC10	R/W	\checkmark			47H
FFFFF126H	Interrupt control register	TM0IC11	R/W	\checkmark			47H
FFFFF128H	Interrupt control register	TM5IC0	R/W	\checkmark			47H
FFFFF12AH	Interrupt control register	TM5IC1	R/W	\checkmark			47H
FFFFF12CH	Interrupt control register	CSI0IC0	R/W	\checkmark			47H
FFFFF12EH	Interrupt control register	CSI0IC1	R/W	\checkmark			47H
FFFFF130H	Interrupt control register	SREIC0	R/W	\checkmark			47H
FFFFF132H	Interrupt control register	SRIC0	R/W				47H
FFFFF134H	Interrupt control register	STIC0	R/W	\checkmark			47H
FFFFF136H	Interrupt control register	SREIC1	R/W				47H
FFFFF138H	Interrupt control register	SRIC1	R/W				47H
FFFFF13AH	Interrupt control register	STIC1	R/W				47H
FFFFF13CH	Interrupt control register	TMHICO	R/W				47H
FFFFF13EH	Interrupt control register	TMHIC1	R/W				47H
FFFFF140H	Interrupt control register	CSIAIC0	R/W	\checkmark			47H
FFFFF142H	Interrupt control register	IICIC0 ^{Note 1}	R/W	\checkmark			47H
FFFFF144H	Interrupt control register	ADIC	R/W	\checkmark			47H
FFFFF146H	Interrupt control register	KRIC	R/W	\checkmark			47H
FFFFF148H	Interrupt control register	WTIIC	R/W	\checkmark			47H
FFFFF14AH	Interrupt control register	WTIC	R/W	\checkmark			47H
FFFFF14CH	Interrupt control register	BRGIC	R/W	\checkmark			47H
FFFFF14EH	Interrupt control register	TM0IC20 ^{Note 2}	R/W	\checkmark			47H
FFFFF150H	Interrupt control register	TM0IC21 ^{Note 2}	R/W				47H
FFFFF152H	Interrupt control register	TM0IC30 ^{Note 2}	R/W	\checkmark			47H
FFFFF154H	Interrupt control register	TM0IC31 ^{Note 2}	R/W				47H
FFFFF156H	Interrupt control register	CSIAIC1 ^{Note 2}	R/W	\checkmark			47H
FFFFF158H	Interrupt control register	TM0IC40 ^{Note 3}	R/W	\checkmark			47H
FFFFF15AH	Interrupt control register	TM0IC41 ^{Note 3}	R/W				47H
FFFFF15CH	Interrupt control register	TM0IC50 ^{Note 3}	R/W	\checkmark			47H
FFFFF15EH	Interrupt control register	TM0IC51 ^{Note 3}	R/W				47H
FFFFF160H	Interrupt control register	CSI0IC2 ^{Note 3}	R/W	\checkmark			47H
FFFFF162H	Interrupt control register	SREIC2Note 3	R/W	\checkmark			47H
FFFFF164H	Interrupt control register	SRIC2 ^{Note 3}	R/W	\checkmark			47H

Notes 1. Only for products with an I^2C bus

2. Only for the V850ES/KG1 and V850ES/KJ1

3. Only for the V850ES/KJ1

(2/12)

				Ope	erable	e Bit	(3/12
Address	Function Register Name	Symbol	R/W	1	8	16	After Reset
FFFFF166H	Interrupt control register	STIC2 ^{Note 1}	R/W	\checkmark	\checkmark		47H
FFFFF168H	Interrupt control register	IICIC1 Note 2	R/W		\checkmark		47H
FFFFF1FAH	In-service priority register	ISPR	R				00H
FFFFF1FCH	Command register	PRCMD	W				Undefined
FFFFF1FEH	Power save control register	PSC	R/W		\checkmark		00H
FFFFF200H	A/D converter mode register	ADM	R/W				00H
FFFFF201H	Analog input channel specification register	ADS	R/W		\checkmark		00H
FFFFF202H	Power fail comparison mode register	PFM	R/W	\checkmark	\checkmark		00H
FFFFF203H	Power fail comparison threshold register	PFT	R/W		\checkmark		00H
FFFFF204H	A/D conversion result register	ADCR	R				Undefined
FFFFF205H	A/D conversion result register H	ADCRH	R		\checkmark		Undefined
FFFFF280H	D/A conversion value setting register 0	DACS0 ^{Note 3}	R/W		\checkmark		00H
FFFFF282H	D/A conversion value setting register 1	DACS1 ^{Note 3}	R/W		\checkmark		00H
FFFFF284H	D/A converter mode register	DAM ^{Note 3}	R/W				00H
FFFFF300H	Key return mode register	KRM	R/W	\checkmark	\checkmark		00H
FFFFF400H	Port 0 register	P0	R/W		\checkmark		Undefined
FFFFF402H	Port 1 register	P1 ^{Note 3}	R/W	\checkmark	\checkmark		Undefined
FFFFF406H	Port 3 register	P3	R/W				Undefined
FFFFF406H	Port 3 register L	P3L	R/W	\checkmark	\checkmark		Undefined
FFFFF407H	Port 3 register H	P3H	R/W	\checkmark	\checkmark		Undefined
FFFFF408H	Port 4 register	P4	R/W	\checkmark	\checkmark		Undefined
FFFFF40AH	Port 5 register	P5	R/W	\checkmark	\checkmark		Undefined
FFFFF40CH	Port 6 register	P6 ^{Note 1}	R/W			\checkmark	Undefined
FFFFF40CH	Port 6 register L	P6L ^{Note 1}	R/W	\checkmark	\checkmark		Undefined
FFFFF40DH	Port 6 register H	P6H ^{Note 1}	R/W	\checkmark	\checkmark		Undefined
FFFFF40EH	Port 7 register	P7 ^{Note 4}	R		\checkmark		Undefined
FFFFF40EH	Port 7 register	P7 ^{Note 1}	R			\checkmark	Undefined
FFFFF40EH	Port 7 register L	P7L ^{Note 1}	R		\checkmark		Undefined
FFFFF40FH	Port 7 register H	P7H ^{Note 1}	R		\checkmark		Undefined
FFFFF410H	Port 8 register	P8 ^{Note 1}	R/W	\checkmark	\checkmark		Undefined
FFFFF412H	Port 9 register	P9	R/W			\checkmark	Undefined
FFFFF412H	Port 9 register L	P9L	R/W	\checkmark	\checkmark		Undefined
FFFFF413H	Port 9 register H	P9H	R/W	\checkmark	\checkmark		Undefined
FFFFF420H	Port 0 mode register	PM0	R/W	\checkmark	\checkmark		FFH
FFFFF422H	Port 1 mode register	PM1 ^{Note 3}	R/W	\checkmark	\checkmark		FFH
FFFFF426H	Port 3 mode register	PM3	R/W			\checkmark	FFFFH
FFFFF426H	Port 3 mode register L	PM3L	R/W	\checkmark	\checkmark		FFH
FFFFF427H	Port 3 mode register H	РМЗН	R/W				FFH

Notes 1. Only for the V850ES/KJ1

- **2.** Only for the μ PD703216Y, 703217Y, and 70F3217Y
- 3. Only for the V850ES/KG1 and V850ES/KJ1
- 4. Only for the V850ES/KF1 and V850ES/KG1

				Ope	erable	e Bit	Ì
Address	Function Register Name	Symbol	R/W	1	8	16	After Reset
FFFFF428H	Port 4 mode register	PM4	R/W	\checkmark	\checkmark		FFH
FFFFF42AH	Port 5 mode register	PM5	R/W	\checkmark	\checkmark		FFH
FFFF42CH	Port 6 mode register	PM6 ^{Note}	R/W			\checkmark	FFFFH
FFFFF42CH	Port 6 mode register L	PM6L ^{Note}	R/W	\checkmark	\checkmark		FFH
FFFFF42DH	Port 6 mode register H	PM6H ^{Note}	R/W	\checkmark	\checkmark		FFH
FFFFF430H	Port 8 mode register	PM8 ^{Note}	R/W	\checkmark	\checkmark		FFH
FFFFF432H	Port 9 mode register	PM9	R/W			\checkmark	FFFFH
FFFFF432H	Port 9 mode register L	PM9L	R/W	\checkmark	\checkmark		FFH
FFFFF433H	Port 9 mode register H	PM9H	R/W	\checkmark	\checkmark		FFH
FFFFF440H	Port 0 mode control register	PMC0	R/W	\checkmark	\checkmark		00H
FFFFF446H	Port 3 mode control register	PMC3	R/W				0000H
FFFFF446H	Port 3 mode control register L	PMC3L	R/W				00H
FFFFF447H	Port 3 mode control register H	РМСЗН	R/W				00H
FFFFF448H	Port 4 mode control register	PMC4	R/W		\checkmark		00H
FFFFF44AH	Port 5 mode control register	PMC5	R/W				00H
FFFFF44CH	Port 6 mode control register	PMC6 ^{Note}	R/W				0000H
FFFFF44CH	Port 6 mode control register L	PMC6L ^{Note}	R/W				00H
FFFFF44DH	Port 6 mode control register H	PMC6H ^{Note}	R/W		\checkmark		00H
FFFFF450H	Port 8 mode control register	PMC8 ^{Note}	R/W		\checkmark		00H
FFFFF452H	Port 9 mode control register	PMC9	R/W				0000H
FFFFF452H	Port 9 mode control register L	PMC9L	R/W		\checkmark		00H
FFFFF453H	Port 9 mode control register H	PMC9H	R/W				00H
FFFFF466H	Port 3 function control register	PFC3	R/W				00H
FFFFF46AH	Port 5 function control register	PFC5	R/W				00H
FFFFF46DH	Port 6 function control register	PFC6H ^{Note}	R/W				00H
FFFFF470H	Port 8 function control register	PFC8 ^{Note}	R/W				00H
FFFFF472H	Port 9 function control register	PFC9	R/W				0000H
FFFFF472H	Port 9 function control register L	PFC9L	R/W				00H
FFFFF473H	Port 9 function control register H	PFC9H	R/W				00H
FFFFF484H	Data wait control register 0	DWC0	R/W				7777H
FFFFF488H	Address wait control register	AWC	R/W				FFFFH
FFFFF48AH	Bus cycle control register	BCC	R/W				AAAAH
FFFFF580H	8-bit timer H mode register 0	TMHMD0	R/W		\checkmark		00H
FFFFF581H	8-bit timer H carrier control register 0	TMCYC0	R/W				00H
FFFFF582H	8-bit timer H compare register 00	CMP00	R/W		\checkmark		00H
FFFF583H	8-bit timer H compare register 01	CMP01	R/W				00H
FFFFF590H	8-bit timer H mode register 1	TMHMD1	R/W		\checkmark	1	00H
FFFFF591H	8-bit timer H carrier control register 1	TMCYC1	R/W		\checkmark	1	00H
FFFFF592H	8-bit timer H compare register 10	CMP10	R/W		\checkmark		00H
FFFF593H	8-bit timer H compare register 11	CMP11	R/W				00H

Note Only for the V850ES/KJ1

				Op	erabl	e Bit	(5/12
Address	Function Register Name	Symbol	R/W	1	8	16	After Rese
FFFF5C0H	16-bit timer counter 5	TM5	R			\checkmark	0000H
FFFF5C0H	8-bit timer counter 50	TM50	R				00H
FFFFF5C1H	8-bit timer counter 51	TM51	R				00H
FFFFF5C2H	16-bit timer compare register 5	CR5	R/W			\checkmark	0000H
FFFF5C2H	8-bit timer compare register 50	CR50	R/W				00H
FFFF5C3H	8-bit timer compare register 51	CR51	R/W		\checkmark		00H
FFFFF5C4H	Timer clock selection register 5	TCL5	R/W			\checkmark	0000H
FFFF5C4H	Timer clock selection register 50	TCL50	R/W	\checkmark			00H
FFFF5C5H	Timer clock selection register 51	TCL51	R/W	\checkmark			00H
FFFFF5C6H	16-bit timer mode control register 5	TMC5	R/W			\checkmark	0000H
FFFF5C6H	8-bit timer mode control register 50	TMC50	R/W				00H
FFFF5C7H	8-bit timer mode control register 51	TMC51	R/W	\checkmark			00H
FFFF600H	16-bit timer counter 00	TM00	R			\checkmark	0000H
FFFFF602H	16-bit timer capture/compare register 000	CR000	R/W			\checkmark	0000H
FFFF604H	16-bit timer capture/compare register 001	CR001	R/W			\checkmark	0000H
FFFFF606H	16-bit timer mode control register 00	TMC00	R/W				00H
FFFF607H	Prescaler mode register 00	PRM00	R/W	\checkmark			00H
FFFFF608H	Capture/compare control register 00	CRC00	R/W				00H
FFFFF609H	16-bit timer output control register 00	TOC00	R/W				00H
FFFFF610H	16-bit timer counter 01	TM01	R			\checkmark	0000H
FFFFF612H	16-bit timer capture/compare register 010	CR010	R/W			\checkmark	0000H
FFFFF614H	16-bit timer capture/compare register 011	CR011	R/W			\checkmark	0000H
FFFFF616H	16-bit timer mode control register 01	TMC01	R/W	\checkmark			00H
FFFFF617H	Prescaler mode register 01	PRM01	R/W	\checkmark			00H
FFFFF618H	Capture/compare control register 01	CRC01	R/W	\checkmark			00H
FFFFF619H	16-bit timer output control register 01	TOC01	R/W				00H
FFFF620H	16-bit timer counter 02	TM02 ^{Note}	R			\checkmark	0000H
FFFFF622H	16-bit timer capture/compare register 020	CR020 ^{Note}	R/W			\checkmark	0000H
FFFF624H	16-bit timer capture/compare register 021	CR021 ^{Note}	R/W			\checkmark	0000H
FFFF626H	16-bit timer mode control register 02	TMC02 ^{Note}	R/W				00H
FFFFF627H	Prescaler mode register 02	PRM02 ^{Note}	R/W	\checkmark			00H
FFFFF628H	Capture/compare control register 02	CRC02 ^{Note}	R/W				00H
FFFFF629H	16-bit timer output control register 02	TOC02 ^{Note}	R/W				00H
FFFFF630H	16-bit timer counter 03	TM03 ^{Note}	R			\checkmark	0000H
FFFFF632H	16-bit timer capture/compare register 030	CR030 ^{Note}	R/W	1		\checkmark	0000H
FFFFF634H	16-bit timer capture/compare register 031	CR031 ^{Note}	R/W	1		\checkmark	0000H
FFFFF636H	16-bit timer mode control register 03	TMC03 ^{Note}	R/W	\checkmark	\checkmark	1	00H
FFFFF637H	Prescaler mode register 03	PRM03 ^{Note}	R/W	\checkmark	\checkmark	1	00H
FFFFF638H	Capture/compare control register 03	CRC03 ^{Note}	R/W	\checkmark	\checkmark	1	00H
FFFFF639H	16-bit timer output control register 03	TOC03 ^{Note}	R/W	1		1	00H

Note Only for the V850ES/KG1 and V850ES/KJ1

A - J -	Emplies Devictor News	O maked	DAA	C	Opera	ible E	Bit	A (1
Address	Function Register Name	Symbol	R/W	1	8	16	43	After Rese
FFFFF640H	16-bit timer counter 04	TM04 ^{Note}	R			\checkmark		0000H
FFFFF642H	16-bit timer capture/compare register 040	CR040 ^{Note}	R/W			\checkmark		0000H
FFFFF644H	16-bit timer capture/compare register 041	CR041 ^{Note}	R/W			\checkmark		0000H
FFFFF646H	16-bit timer mode control register 04	TMC04 ^{Note}	R/W	\checkmark	\checkmark			00H
FFFFF647H	Prescaler mode register 04	PRM04 ^{Note}	R/W	\checkmark	\checkmark			00H
FFFFF648H	Capture/compare control register 04	CRC04 ^{Note}	R/W	\checkmark	\checkmark			00H
FFFFF649H	16-bit timer output control register 04	TOC04 ^{Note}	R/W		\checkmark			00H
FFFFF650H	16-bit timer counter 05	TM05 ^{Note}	R			\checkmark		0000H
FFFFF652H	16-bit timer capture/compare register 050	CR050 ^{Note}	R/W			\checkmark		0000H
FFFFF654H	16-bit timer capture/compare register 051	CR051 ^{Note}	R/W			\checkmark		0000H
FFFFF656H	16-bit timer mode control register 05	TMC05 ^{Note}	R/W		\checkmark			00H
FFFFF657H	Prescaler mode register 05	PRM05 ^{Note}	R/W		\checkmark			00H
FFFFF658H	Capture/compare control register 05	CRC05 ^{Note}	R/W		\checkmark			00H
FFFF659H	16-bit timer output control register 05	TOC05 ^{Note}	R/W					00H
FFFF680H	Watch timer operation mode register	WTM	R/W		\checkmark			00H
FFFF6C0H	Oscillation stabilization time select register	OSTS	R/W					01H
FFFF6C1H	Watchdog timer clock selection register	WDCS	R/W		\checkmark			00H
FFFF6C2H	Watchdog timer mode register 1	WDTM1	R/W					00H
FFFF6D0H	Watchdog timer mode register 2	WDTM2	R/W		\checkmark			67H
FFFF6D1H	Watchdog timer enable register	WDTE	R/W					9AH
FFFF6E0H	Real-time output buffer register L0	RTBL0	R/W		\checkmark			00H
FFFF6E2H	Real-time output buffer register H0	RTBH0	R/W		\checkmark			00H
FFFFF6E4H	Real-time output port mode register 0	RTPM0	R/W	\checkmark	\checkmark			00H
FFFF6E5H	Real-time output port control register 0	RTPC0	R/W		\checkmark			00H
FFFF6F0H	Real-time output buffer register L1	RTBL1 ^{Note}	R/W	\checkmark	\checkmark			00H
FFFF6F2H	Real-time output buffer register H1	RTBH1 ^{Note}	R/W		\checkmark			00H
FFFF6F4H	Real-time output port mode register 1	RTPM1 ^{Note}	R/W	\checkmark	\checkmark			00H
FFFFF6F5H	Real-time output port control register 1	RTPC1 ^{Note}	R/W	\checkmark	\checkmark			00H
FFFFF802H	System status register	SYS	R/W	\checkmark	\checkmark			00H
FFFFF806H	PLL control register	PLLCTL	R/W	\checkmark	\checkmark			01H
FFFFF820H	Power save mode register	PSMR	R/W	\checkmark	\checkmark			00H
FFFFF828H	Processor clock control register	PCC	R/W	\checkmark	\checkmark			03H
FFFFF840H	Correction address register 0	CORAD0	R/W					0000000
FFFFF840H	Correction address register 0L	CORAD0L	R/W					0000H
FFFFF842H	Correction address register 0H	CORAD0H	R/W					0000H
FFFFF844H	Correction address register 1	CORAD1	R/W					0000000
FFFFF844H	Correction address register 1L	CORAD1L	R/W			\checkmark		0000H
FFFFF846H	Correction address register 1H	CORAD1H	R/W			\checkmark		0000H
FFFFF848H	Correction address register 2	CORAD2	R/W					0000000
FFFFF848H	Correction address register 2L	CORAD2L	R/W			\checkmark		0000H
FFFFF84AH	Correction address register 2H	CORAD2H	R/W					0000H

Note Only for the V850ES/KJ1

			D 844	0	Opera	ıble E	Bit	
Address	Function Register Name	Symbol	R/W	1	8	16	43	After Reset
FFFFF84CH	Correction address register 3	CORAD3	R/W					0000000H
FFFFF84CH	Correction address register 3L	CORAD3L	R/W			\checkmark		0000H
FFFFF84EH	Correction address register 3H	CORAD3H	R/W			\checkmark		0000H
FFFFF880H	Correction control register	CORCN	R/W	\checkmark	\checkmark			00H
FFFFF8B0H	Prescaler mode register	PRSM	R/W		\checkmark			00H
FFFFF8B1H	Prescaler compare register	PRSCM	R/W		\checkmark			00H
FFFFFA00H	Asynchronous serial interface mode register 0	ASIM0	R/W	\checkmark	\checkmark			01H
FFFFFA02H	Receive buffer register 0	RXB0	R		\checkmark			FFH
FFFFFA03H	Asynchronous serial interface status register 0	ASIS0	R		\checkmark			00H
FFFFFA04H	Transmit buffer register 9	TXB0	R/W		\checkmark			FFH
FFFFFA05H	Asynchronous serial interface transmission status register 0	ASIF0	R		\checkmark			00H
FFFFFA06H	Clock selection register 0	CKSR0	R/W					00H
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W					FFH
FFFFFA10H	Asynchronous serial interface mode register 1	ASIM1	R/W					01H
FFFFFA12H	Receive buffer register 1	RXB1	R					FFH
FFFFFA13H	Asynchronous serial interface status register 1	ASIS1	R					00H
FFFFFA14H	Transmit buffer register 1	TXB1	R/W					FFH
FFFFFA15H	Asynchronous serial interface transmission status register 1	ASIF1	R					00H
FFFFFA16H	Clock selection register 1	CKSR1	R/W					00H
FFFFFA17H	Baud rate generator control register 1	BRGC1	R/W					FFH
FFFFFA20H	Asynchronous serial interface mode register 2	ASIM2 ^{Note 1}	R/W	\checkmark	\checkmark			01H
FFFFFA22H	Receive buffer register 2	RXB2 ^{Note 1}	R					FFH
FFFFFA23H	Asynchronous serial interface status register 2	ASIS2 ^{Note 1}	R		\checkmark			00H
FFFFFA24H	Transmit buffer register 2	TXB2 ^{Note 1}	R/W		\checkmark			FFH
FFFFFA25H	Asynchronous serial interface transmission status register 2	ASIF2 ^{Note 1}	R		\checkmark			00H
FFFFFA26H	Clock selection register 2	CKSR2 ^{Note 1}	R/W					00H
FFFFFA27H	Baud rate generator control register 2	BRGC2 ^{Note 1}	R/W					FFH
FFFFFC00H	External interrupt falling edge specification register 0	INTF0	R/W					00H
FFFFFC13H	External interrupt falling edge specification register 9H	INTF9H	R/W	\checkmark	\checkmark			00H
FFFFFC20H	External interrupt rising edge specification register 0	INTR0	R/W	\checkmark	\checkmark			00H
FFFFFC33H	External interrupt rising edge specification register 9H	INTR9H	R/W	\checkmark	\checkmark			00H
FFFFFC40H	Pull-up resistor option register 0	PU0	R/W	\checkmark	\checkmark			00H
FFFFFC42H	Pull-up resistor option register 1	PU1 ^{Note 2}	R/W	\checkmark	\checkmark			00H
FFFFFC46H	Pull-up resistor option register 3	PU3	R/W		\checkmark			00H
FFFFFC48H	Pull-up resistor option register 4	PU4	R/W				1	00H
FFFFFC4AH	Pull-up resistor option register 5	PU5	R/W					00H

Notes 1. Only for the V850ES/KJ1

2. Only for the V850ES/KG1 and V850ES/KJ1

				Ope	erable	e Bit	(8/12
Address	Function Register Name	Symbol	R/W	1	8	16	After Reset
FFFFFC4CH	Pull-up resistor option register 6	PU6 ^{Note}	R/W			\checkmark	0000H
FFFFFC4CH	Pull-up resistor option register 6L	PU6L ^{Note}	R/W	\checkmark			00H
FFFFFC4DH	Pull-up resistor option register 6H	PU6H ^{Note}	R/W	\checkmark			00H
FFFFFC50H	Pull-up resistor option register 8	PU8 ^{Note}	R/W	\checkmark			00H
FFFFFC52H	Pull-up resistor option register 9	PU9	R/W				0000H
FFFFFC52H	Pull-up resistor option register 9L	PU9L	R/W	\checkmark			00H
FFFFFC53H	Pull-up resistor option register 9H	PU9H	R/W	\checkmark			00H
FFFFFC67H	Port 3 function register H	PF3H	R/W	\checkmark			00H
FFFFFC68H	Port 4 function register	PF4	R/W				00H
FFFFFC6AH	Port 5 function register	PF5	R/W				00H
FFFFFC6CH	Port 6 function register	PF6 ^{Note}	R/W				0000H
FFFFFC6CH	Port 6 function register L	PF6L ^{Note}	R/W				00H
FFFFFC6DH	Port 6 function register H	PF6H ^{№te}	R/W	\checkmark			00H
FFFFFC70H	Port 8 function register	PF8 ^{Note}	R/W				00H
FFFFFC73H	Port 9 function register H	PF9H	R/W				00H
FFFFFD00H	Clocked serial interface mode register 00	CSIM00	R/W				00H
FFFFFD01H	Clocked serial interface clock selection register 0	CSIC0	R/W				00H
FFFFFD02H	Clocked serial interface receive buffer register 0	SIRB0	R				0000H
FFFFFD02H	Clocked serial interface receive buffer register 0L	SIRB0L	R				00H
FFFFFD04H	Clocked serial interface transmit buffer register 0	SOTB0	R/W				0000H
FFFFFD04H	Clocked serial interface transmit buffer register 0L	SOTB0L	R/W				00H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0	SIRBE0	R				0000H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0L	SIRBE0L	R				00H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0	SOTBF0	R/W				0000H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0L	SOTBF0L	R/W				00H
FFFFFD0AH	Serial I/O shift register 0	SIO00	R/W				00H
FFFFFD0AH	Serial I/O shift register 0L	SIO00L	R/W				0000H
FFFFFD10H	Clocked serial interface mode register 01	CSIM01	R/W				00H
FFFFFD11H	Clocked serial interface clock selection register 1	CSIC1	R/W				00H
FFFFFD12H	Clocked serial interface receive buffer register 1	SIRB1	R				0000H
FFFFFD12H	Clocked serial interface receive buffer register 1L	SIRB1L	R				00H
FFFFFD14H	Clocked serial interface transmit buffer register 1	SOTB1	R/W				0000H
FFFFFD14H	Clocked serial interface transmit buffer register 1L	SOTB1L	R/W				00H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1	SIRBE1	R	1			0000H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1L	SIRBE1L	R	1			00H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1	SOTBF1	R/W	1			0000H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1L	SOTBF1L	R/W				00H
FFFFFD1AH	Serial I/O shift register 1	SIO01	R/W				00H
FFFFFD1AH	Serial I/O shift register 1L	SIO1L	R/W				0000H
FFFFFD20H	Clocked serial interface mode register 02	CSIM02 ^{Note}	R/W		V		00H
FFFFFD21H	Clocked serial interface clock selection register 2	CSIC2 ^{Note}	R/W	v √	V		00H

Note Only for the V850ES/KJ1

	l					D''	(9/12
Address	Function Register Name	Symbol	R/W	Ope 1	erable 8	e Bit	After Reset
FFFFFD22H	Clocked serial interface receive buffer register 2	SIRB2 ^{Note 1}	R		0	√	0000H
FFFFFD22H	Clocked serial interface receive buffer register 2L	SIRB2L ^{Note 1}	R				00H
FFFFFD24H	Clocked serial interface transmit buffer register 2	SOTB2 ^{Note 1}	R/W				0000H
FFFFFD24H	Clocked serial interface transmit buffer register 2L	SOTB2L ^{Note 1}	R/W				00H
FFFFFD26H	Clocked serial interface read-only receive buffer register 2	SIRBE2 ^{Note 1}	R				0000H
FFFFFD26H	Clocked serial interface read-only receive buffer register 2L	SIRBE2L ^{Note 1}	R				00H
FFFFFD28H	Clocked serial interface first-stage transmit buffer register 2	SOTBF2 ^{Note 1}	R/W				0000H
FFFFFD28H	Clocked serial interface first-stage transmit buffer register 2L	SOTBF2L ^{Note 1}	R/W				00H
FFFFFD2AH	Serial I/O shift register 2	SIO02 ^{Note 1}	R/W				00H
FFFFFD2AH	Serial I/O shift register 2L	SIO02L ^{Note 1}	R/W				0000H
FFFFFD40H	Serial operation mode specification register 0	CSIMA0	R/W	\checkmark			00H
FFFFFD41H	Serial status register 0	CSIS0	R/W	\checkmark			00H
FFFFFD42H	Serial trigger register 0	CSIT0	R/W	\checkmark			00H
FFFFFD43H	Division value selection register 0	BRGCA0	R/W				03H
FFFFFD44H	Automatic data transfer address point specification register 0	ADTP0	R/W				00H
FFFFFD45H	Automatic data transfer interval specification register 0	ADTI0	R/W				00H
FFFFFD46H	Serial I/O shift register A0	SIOA0	R/W	\checkmark			00H
FFFFFD47H	Automatic data transfer address count register 0	ADTC0	R	\checkmark			00H
FFFFFD50H	Serial operation mode specification register 1	CSIMA1 Note 2	R/W	\checkmark			00H
FFFFFD51H	Serial status register 1	CSIS1 ^{Note 2}	R/W	\checkmark			00H
FFFFFD52H	Serial trigger register 1	CSIT1 ^{Note 2}	R	\checkmark			00H
FFFFFD53H	Division value selection register 1	BRGCA1 Note 2	R/W				03H
FFFFFD54H	Automatic data transfer address point specification register 1	ADTP1 ^{Note 2}	R/W				00H
FFFFFD55H	Automatic data transfer interval specification register 1	ADTI1 ^{Note 2}	R/W				00H
FFFFFD56H	Serial I/O shift register A1	SIOA1 Note 2	R/W	\checkmark			00H
FFFFFD57H	Automatic data transfer address count register 1	ADTC1 ^{Note 2}	R	\checkmark			00H
FFFFFD80H	IIC shift register 0	IIC0 ^{Note 3}	R/W				00H
FFFFFD82H	IIC control register 0	IICC0 ^{Note 3}	R/W	\checkmark			00H
FFFFFD83H	Slave address register 0	SVA0 ^{Note 3}	R/W				00H
FFFFFD84H	IIC clock selection register 0	IICCL0 ^{Note 3}	R/W	\checkmark			00H
FFFFFD85H	IIC function expansion register 0	IICX0 ^{Note 3}	R/W	\checkmark	\checkmark		00H
FFFFFD86H	IIC status register 0	IICS0 ^{Note 3}	R	\checkmark	\checkmark		00H
FFFFFD8AH	IIC flag register 0	IICF0 ^{Note 3}	R/W	\checkmark	\checkmark		00H
FFFFFD90H	IIC shift register 1	IIC1 ^{Note 4}	R/W		\checkmark		00H
FFFFFD92H	IIC control register 1	IICC01 ^{Note 4}	R/W	\checkmark	\checkmark		00H
FFFFFD93H	Slave address register 1	SVA01 ^{Note 4}	R/W		\checkmark		00H
FFFFFD94H	IIC clock selection register 1	IICCL01 ^{Note 4}	R/W	\checkmark	\checkmark		00H
FFFFFD95H	IIC function expansion register 1	IICX1 ^{Note 4}	R/W	\checkmark	\checkmark		00H

Notes 1. Only for the V850ES/KJ1

- 2. Only for the V850ES/KG1 and V850ES/KJ1
- **3.** Only for products with an I^2C bus
- **4.** Only for the μPD703216Y, 703217Y, and 70F3217Y

			D 444	Ope	erable	e Bit	(10/12
Address	Function Register Name	Symbol	R/W	1	8	16	After Reset
FFFFFD96H	IIC status register 1	IICS01 ^{Note}	R	\checkmark	\checkmark		00H
FFFFFD9AH	IIC flag register 1	IICF1 ^{Note}	R/W	\checkmark	\checkmark		00H
FFFFE00H	CSIA0 buffer RAM 0	CSIA0B0	R/W				Undefined
FFFFFE00H	CSIA0 buffer RAM 0L	CSIA0B0L	R/W		\checkmark		Undefined
FFFFE01H	CSIA0 buffer RAM 0H	CSIA0B0H	R/W				Undefined
FFFFFE02H	CSIA0 buffer RAM 1	CSIA0B1	R/W				Undefined
FFFFE02H	CSIA0 buffer RAM 1L	CSIA0B1L	R/W				Undefined
FFFFE03H	CSIA0 buffer RAM 1H	CSIA0B1H	R/W				Undefined
FFFFFE04H	CSIA0 buffer RAM 2	CSIA0B2	R/W				Undefined
FFFFE04H	CSIA0 buffer RAM 2L	CSIA0B2L	R/W				Undefined
FFFFE05H	CSIA0 buffer RAM2H	CSIA0B2H	R/W				Undefined
FFFFE06H	CSIA0 buffer RAM 3	CSIA0B3	R/W				Undefined
FFFFE06H	CSIA0 buffer RAM 3L	CSIA0B3L	R/W				Undefined
FFFFE07H	CSIA0 buffer RAM 3H	CSIA0B3H	R/W				Undefined
FFFFE08H	CSIA0 buffer BAM 4	CSIA0B4	R/W				Undefined
FFFFE08H	CSIA0 buffer RAM 4L	CSIA0B4L	R/W				Undefined
FFFFE09H	CSIA0 buffer RAM 4H	CSIA0B4H	R/W				Undefined
FFFFE0AH	CSIA0 buffer RAM 5	CSIA0B5	R/W				Undefined
FFFFFE0AH	CSIA0 buffer RAM 5L	CSIA0B5L	R/W				Undefined
FFFFFE0BH	CSIA0 buffer RAM 5H	CSIA0B5H	R/W				Undefined
FFFFFE0CH	CSIA0 buffer RAM 6	CSIA0B6	R/W				Undefined
FFFFFE0CH	CSIA0 buffer RAM 6L	CSIA0B6L	R/W				Undefined
FFFFFE0DH	CSIA0 buffer RAM 6H	CSIA0B6H	R/W				Undefined
FFFFFE0EH	CSIA0 buffer RAM 7	CSIA0B7	R/W				Undefined
FFFFE0EH	CSIA0 buffer RAM 7L	CSIA0B7L	R/W				Undefined
FFFFFE0FH	CSIA0 buffer RAM 7H	CSIA0B7H	R/W				Undefined
FFFFFE10H	CSIA0 buffer RAM 8	CSIA0B8	R/W				Undefined
FFFFE10H	CSIA0 buffer RAM 8L	CSIA0B8L	R/W				Undefined
FFFFFE11H	CSIA0 buffer RAM 8H	CSIA0B8H	R/W				Undefined
FFFFFE12H	CSIA0 buffer RAM 9	CSIA0B9	R/W				Undefined
FFFFFE12H	CSIA0 buffer RAM 9L	CSIA0B9L	R/W				Undefined
FFFFE13H	CSIA0 buffer RAM 9H	CSIA0B9H	R/W				Undefined
FFFFFE14H	CSIA0 buffer RAM A	CSIA0BA	R/W				Undefined
FFFFE14H	CSIA0 buffer RAM AL	CSIA0BAL	R/W				Undefined
FFFFE15H	CSIA0 buffer RAM AH	CSIA0BAH	R/W				Undefined
FFFFFE16H	CSIA0 buffer RAM B	CSIA0BB	R/W				Undefined
FFFFFE16H	CSIA0 buffer RAM BL	CSIA0BBL	R/W		\checkmark		Undefined
FFFFFE17H	CSIA0 buffer RAM BH	CSIA0BBH	R/W		\checkmark		Undefined
FFFFFE18H	CSIA0 buffer RAM C	CSIA0BC	R/W				Undefined
FFFFE18H	CSIA0 buffer RAM CL	CSIA0BCL	R/W		\checkmark		Undefined
FFFFFE19H	CSIA0 buffer RAM CH	CSIA0BCH	R/W	1		l	Undefined

Note Only for the μ PD703216Y, 703217Y, and 70F3217Y

				Ope	erable	e Bit	(11/12
Address	Function Register Name	Symbol	R/W	1	8	16	After Reset
FFFFFE1AH	CSIA0 buffer RAM D	CSIA0BD	R/W				Undefined
FFFFE1AH	CSIA0 buffer RAM DL	CSIA0BDL	R/W				Undefined
FFFFE1BH	CSIA0 buffer RAM DH	CSIA0BDH	R/W				Undefined
FFFFFE1CH	CSIA0 buffer RAM E	CSIA0BE	R/W				Undefined
FFFFE1CH	CSIA0 buffer RAM EL	CSIA0BEL	R/W				Undefined
FFFFE1DH	CSIA0 buffer RAM EH	CSIA0BEH	R/W				Undefined
FFFFFE1EH	CSIA0 buffer RAM F	CSIA0BF	R/W				Undefined
FFFFE1EH	CSIA0 buffer RAM FL	CSIA0BFL	R/W				Undefined
FFFFE1FH	CSIA0 buffer RAM FH	CSIA0BFH	R/W				Undefined
FFFFFE20H	CSIA1 buffer RAM 0	CSIA1B0 ^{Note}	R/W				Undefined
FFFFE20H	CSIA1 buffer RAM 0L	CSIA1B0L ^{Note}	R/W				Undefined
FFFFFE21H	CSIA1 buffer BAM 0H	CSIA1B0H ^{Note}	R/W				Undefined
FFFFFE22H	CSIA1 buffer RAM 1	CSIA1B1 ^{Note}	R/W				Undefined
FFFFFE22H	CSIA1 buffer BAM 1L	CSIA1B1L ^{Note}	R/W				Undefined
FFFFFE23H	CSIA1 buffer BAM 1H	CSIA1B1H ^{Note}	R/W				Undefined
FFFFE24H	CSIA1 buffer RAM 2	CSIA1B2 ^{Note}	R/W				Undefined
FFFFE24H	CSIA1 buffer BAM 2L	CSIA1B2L ^{Note}	R/W				Undefined
FFFFFE25H	CSIA1 buffer BAM 2H	CSIA1B2H ^{Note}	R/W				Undefined
FFFFE26H	CSIA1 buffer RAM 3	CSIA1B3 ^{Note}	R/W				Undefined
FFFFFE26H	CSIA1 buffer RAM 3L	CSIA1B3L ^{Note}	R/W				Undefined
FFFFFE27H	CSIA1 buffer RAM 3H	CSIA1B3H ^{Note}	R/W				Undefined
FFFFFE28H	CSIA1 buffer RAM 4	CSIA1B4 ^{Note}	R/W				Undefined
FFFFFE28H	CSIA1 buffer RAM 4L	CSIA1B4L ^{Note}	R/W				Undefined
FFFFFE29H	CSIA1 buffer RAM 4H	CSIA1B4H ^{Note}	R/W				Undefined
FFFFFE2AH	CSIA1 buffer RAM 5	CSIA1B5 ^{Note}	R/W				Undefined
FFFFFE2AH	CSIA1 buffer RAM 5L	CSIA1B5L ^{Note}	R/W				Undefined
FFFFFE2BH	CSIA1 buffer RAM 5H	CSIA1B5H ^{Note}	R/W				Undefined
FFFFFE2CH	CSIA1 buffer RAM 6	CSIA1B6 ^{Note}	R/W				Undefined
FFFFFE2CH	CSIA1 buffer RAM 6L	CSIA1B6L ^{Note}	R/W				Undefined
FFFFFE2DH	CSIA1 buffer RAM 6H	CSIA1B6H ^{Note}	R/W				Undefined
FFFFFE2EH	CSIA1 buffer RAM 7	CSIA1B7 ^{Note}	R/W			\checkmark	Undefined
FFFFFE2EH	CSIA1 buffer RAM 7L	CSIA1B7L ^{Note}	R/W				Undefined
FFFFE2FH	CSIA1 buffer RAM 7H	CSIA1B7H ^{Note}	R/W				Undefined
FFFFFE30H	CSIA1 buffer RAM 8	CSIA1B8 ^{Note}	R/W			\checkmark	Undefined
FFFFE30H	CSIA1 buffer RAM 8L	CSIA1B8L ^{Note}	R/W				Undefined
FFFFFE31H	CSIA1 buffer RAM 8H	CSIA1B8H ^{Note}	R/W				Undefined
FFFFFE32H	CSIA1 buffer RAM 9	CSIA1B9 ^{Note}	R/W			\checkmark	Undefined
FFFFE32H	CSIA1 buffer RAM 9L	CSIA1B9L ^{Note}	R/W				Undefined
FFFFFE33H	CSIA1 buffer RAM 9H	CSIA1B9H ^{Note}	R/W				Undefined
FFFFFE34H	CSIA1 buffer RAM A	CSIA1BA ^{Note}	R/W			\checkmark	Undefined
FFFFE34H	CSIA1 buffer RAM AL	CSIA1BAL ^{Note}	R/W		\checkmark		Undefined
FFFFFE35H	CSIA1 buffer RAM AH	CSIA1BAH ^{Note}	R/W	1			Undefined

Note Only for the V850ES/KG1 and V850ES/KJ1

							(12/12)
A status on	Eurotian Desister Name	Cumphed	B/W	Оре	erable	e Bit	
Address	Function Register Name	Symbol	H/W	1	8	16	After Reset
FFFFFE36H	CSIA1 buffer RAM B	CSIA1BB ^{№te}	R/W				Undefined
FFFFE36H	CSIA1 buffer RAM BL	CSIA1BBL ^{Note}	R/W				Undefined
FFFFE37H	CSIA1 buffer RAM BH	CSIA1BBH ^{Note}	R/W				Undefined
FFFFFE38H	CSIA1 buffer RAM C	CSIA1BC ^{Note}	R/W				Undefined
FFFFE38H	CSIA1 buffer RAM CL	CSIA1BCL ^{Note}	R/W		\checkmark		Undefined
FFFFE39H	CSIA1 buffer RAM CH	CSIA1BCH ^{Note}	R/W		\checkmark		Undefined
FFFFFE3AH	CSIA1 buffer RAM D	CSIA1BD ^{Note}	R/W				Undefined
FFFFE3AH	CSIA1 buffer RAM DL	CSIA1BDL ^{Note}	R/W				Undefined
FFFFE3BH	CSIA1 buffer RAM DH	CSIA1BDH ^{№te}	R/W				Undefined
FFFFE3CH	CSIA1 buffer RAM E	CSIA1BE ^{№te}	R/W			\checkmark	Undefined
FFFFE3CH	CSIA1 buffer RAM EL	CSIA1BEL ^{Note}	R/W				Undefined
FFFFE3DH	CSIA1 buffer RAM EH	CSIA1BEH ^{Note}	R/W				Undefined
FFFFFE3EH	CSIA1 buffer RAM F	CSIA1BF ^{Note}	R/W				Undefined
FFFFE3EH	CSIA1 buffer RAM FL	CSIA1BFL ^{Note}	R/W		\checkmark		Undefined
FFFFE3FH	CSIA1 buffer RAM FH	CSIA1BFH ^{Note}	R/W				Undefined
FFFFFBEH	External bus interface mode control register	EXIMC ^{Note}	R/W	\checkmark	\checkmark		00H

Note Only for the V850ES/KG1 and V850ES/KJ1

3.4.7 Special registers

Special registers are registers that prevent invalid data from being written when an inadvertent program loop occurs.

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have the following three special registers.

- Power save control register (PSC)
- Processor clock control register (PCC)
- Watchdog timer mode register (WDTM1)

Moreover, there is also a command register (PRCMD), which is a protection register for write operations to the special registers that prevents the application system from unexpectedly stopping due to an inadvertent program loop. Write access to the special registers is performed with a special sequence and illegal store operations are notified to the system status register (SYS).

(1) Setting data to special registers

Setting data to a special registers is done in the following sequence.

<1> Prepare the data to be set to the special register in a general-purpose register.

<2> Write the data prepared in step <1> to the PRCMD register.

- <3> Write the setting data to the special register (using following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<4> to <8> Insert NOP instructions (5 instructions)^{Note}.

[Description Example] When using PSC register (standby mode setting)

```
ST.B r11, PSMR[r0]
                            ; PSMR register setting (IDLE, STOP mode setting)
<1>MOV 0x02,r10
<2>ST.B r10, PRCMD[r0] ; PRCMD register write
<3>ST.B r10,PSC[r0]
                           ; PSC register setting
< 4 > \text{NOP}^{Note}
                            ; Dummy instruction
< 5 > \text{NOP}^{Note}
                            ; Dummy instruction
< 6 > \text{NOP}^{Note}
                            ; Dummy instruction
< 7 > \text{NOP}^{Note}
                            ; Dummy instruction
< 8 > \text{NOP}^{Note}
                             ; Dummy instruction
(next instruction)
```

No special sequence is required to read special registers.

Note When switching to the IDLE mode or the STOP mode (STP bit of PSC register = 1), 5 NOP instructions must be inserted immediately after switching is performed.


- Cautions 1. Interrupts are not acknowledged for the store instruction for the PRCMD register. This is because continuous execution of store instructions by the program in steps <3> and <4> above is assumed. If another instruction is placed between step <3> and <4>, the above sequence may not be realized when an interrupt is acknowledged for that instruction, which may cause malfunction.
 - 2. The data written to the PRCMD register is dummy data, but use the same register as the general-purpose register used for setting data to the special register (step <4>) when writing to the PRCMD register (step <3>). The same applies to when using a general-purpose register for addressing.

(2) Command register (PRCMD)

The PRCMD register is an 8-bit register used to prevent data from being written to registers that may have a large influence on the system, possibly causing the application system to unexpectedly stop, when an inadvertent program loop occurs. Only the first write operation to the special register following the execution of a previously executed write operation to the PRCMD register, is valid.


As a result, register values can be overwritten only using a preset sequence, preventing invalid write operations.

This register can only be written in 8-bit units (if it is read, an undefined value is returned).



(3) System status register (SYS)

This register is allocated with status flags showing the operating state of the entire system. This register can be read or written in 8-bit or 1-bit units.



The operation conditions of the PRERR flag are described below.

- (a) Set conditions (PRERR = 1)
 - (i) When a write operation to the special register takes place without write operation being performed to the PRCMD register (when step <4> is performed without performing step <3> as described in 3.4.7
 (1) Setting data to special registers).
 - (ii) When a write operation (including bit manipulation instruction) to an on-chip peripheral I/O register other than a special register is performed following write to the PRCMD register (when <4> in 3.4.7 (1) Setting data to special registers is not a special register).
 - **Remark** Regarding the special registers other than the WDTM register (PCC and PSC registers), even if on-chip peripheral I/O register read (except bit manipulation instruction) (internal RAM access, etc.) is performed in between write to the PRCMD register and write to a special register, the PRERR flag is not set and setting data can be written to the special register.

(b) Clear conditions (PRERR = 0)

- (i) When 0 is written to the PRERR flag of the SYS register
- (ii) When system reset is performed
- Cautions 1. If 0 is written to the PRERR bit of the SYS register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 0 (write priority).
 - 2. If data is written to the PRCMD register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 1.

3.4.8 Cautions

Be sure to set the following register before using the V850ES/KF1, V850ES/KG1 and V850ES/KJ1.

• System wait control register (VSWC)

After setting the VSWC register, set the other registers as required.

When using an external bus, set the VSWC register and then set the various pins to the control mode by setting the port-related registers.

(1) System wait control register (VSWC)

The system wait control register (VSWC) controls the bus access wait time for the on-chip peripheral I/O registers.

Access to the on-chip peripheral I/O register lasts 3 clocks (during no wait), but in the V850ES/KF1, V850ES/KG1 and V850ES/KJ1, waits are required according to the operation frequency. Set the values shown below to the VSWC register according to the operation frequency that is used.

This register can be read or written in 8-bit units (Address: FFFF06EH, After reset: 77H).

Operation Conditions	Operation Frequency (fclk)	VSWC Setting
$REGC = V_{DD} = 5 V_{\pm} 10\%,$	8 MHz \leq fclk < 16.6 MHz	00H
In PLL mode (OSC = 2 to 5 MHz)	16.6 MHz \leq fclk \leq 20 MHz	01H
REGC = Capacity, VDD = 4.0 to 5.5 V	$2 \text{ MHz} \leq \text{fclk} < 8.3 \text{ MHz}$	00H
REGC = VDD = 2.7 to 4.0 V	8.3 MHz \leq fclk \leq 16 MHz	01H
Other than above (REGC = VDD = 4.0 to 5.5 V)	fclk ≤ 16 MHz	00H

★ (2) Access to special on-chip peripheral I/O register

This product has two types of internal system buses.

One type is for the CPU bus and the other is for the peripheral bus to interface with low-speed peripheral hardware.

Since the CPU bus clock and peripheral bus clock are asynchronous, if a conflict occurs during access between the CPU and peripheral hardware, illegal data may be passed unexpectedly. Therefore, when accessing peripheral hardware that may cause a conflict, the number of access cycles is changed so that the data is received/passed correctly in the CPU. As a result, the CPU does not shift to the next instruction processing and enters the wait status. When this wait status occurs, the number of execution clocks of the instruction is increased by the number of wait clocks.

Note this with caution when performing real-time processing.

When accessing a special on-chip peripheral I/O register, additional waits may be required further to the waits set by the VSWC register.

The access conditions at that time and the method to calculate the number of waits to be inserted (number of CPU clocks) are shown below.

Peripheral Function	Register Name	Access	k
Watchdog timer 1 (WDT1)	WDTM1	Write	2 to 4
	$ \begin{array}{l} < Calculation of number of wa \\ \{(1/fx) \times 2/((2 + m)/f_{CPU})\} + \\ fx: Oscillation frequency \end{array} $	1	
Watchdog timer 2 (WDT2)	WDTM2	Write	3 (fixed)
16-bit timer/event counters 00 to 05 (TM00 to TM05) ^{Note 1}	TMC00 to TMC05	Read-modify-write	1 (fixed) A wait occurs during write
Clocked serial interfaces 0 and 1 with automatic transmit/receive function	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF	Write ^{Note 2} (when performing continuous write)	0 to 18
(CSIA0, CSIA1) ^{Note 3}	<calculation number="" of="" wa<br="">{(1/fscka) × 5 - (4 + m)/fcP However, 1 wait if fcPU are 0. fscka: CSIA selection c</calculation>	u)}/{((2 + m)/fcpu)} = fxx if the CKSAn1 and CKSA	n0 bits of the CSISn register
I ² C0 ^{Note 4} , I ² C1 ^{Note 5}	IICS0, IICS1	Read	1 (fixed)
Asynchronous serial interfaces 0 to 2 (UART0 to UART2) ^{Note 6}	ASIS0 to ASIS2	Read	1 (fixed)
Real-time output functions 0 and 1 (RTO0, RTO1) ^{Note 7}	RTBL0, RTBL1, RTBH0, RTBH1	Write (when bits RTPOE0 and RTPOE1 of RTPC0 and RTPC1 registers = 0)	1
A/D converter	ADM, ADS, PFM, PFT	Write	1 to 5
	ADCR, ADCRH	Read	1 to 5
	$\label{eq:calculation} <\!$		

Number of waits to be added = $(2 + m) \times k$ [clocks]

- Notes 1. TM02 and TM03 are available only in the V850ES/KG1 and V850ES/KJ1; TM04 and TM05 are available only in the V850ES/KJ1.
 - If fetched from the on-chip RAM, the number of waits is as shown above.
 If fetched from the external memory, the number of waits may be fewer than the number shown above.

The effect of the external memory access cycle differs depending on the wait settings, etc. However, the number of waits above is the maximum value.

- 3. CSIA1 is available only in the V850ES/KG1 and V850ES/KJ1.
- **4.** I^2C0 is available only in the products with I^2C .
- 5. l^2C1 is available only in the V850ES/KJ1 (μ PD703216Y, 703217Y, and 70F3217Y).
- 6. UART2 is available only in the V850ES/KJ1.
- 7. RTO1 is available only in the V850ES/KJ1.
- Caution When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs using an access method that causes a wait. If a wait occurs, it can only be released by a reset.

Remark In the calculation for the number of waits:

fCPU: CPU clock frequency

m: Set value of bits 2 to 0 of the VSWC register

fclk: Internal system clock

When $f_{CLK} < 16.6$ MHz: 0 When $f_{CLK} \ge 16.6$ MHz: 1

The digits below the decimal point are truncated if less than $(1/f_{CPU})/(2 + m)$ or rounded up if larger than $(1/f_{CPU})/(2 + m)$ when multiplied by $(1/f_{CPU})$.

CHAPTER 4 PORT FUNCTIONS

4.1 Features

4.1.1 V850ES/KF1

- O Input-only ports: 8 pins
- O I/O ports: 59 pins
- O Shared with I/O pins of other peripheral functions
- O Input/output can be specified in 1-bit units

4.1.2 V850ES/KG1

- O Input-only ports: 8 pins
- O I/O ports: 76 pins
- O Shared with I/O pins of other peripheral functions
- O Input/output can be specified in 1-bit units


4.1.3 V850ES/KJ1

- O Input-only ports: 16 pins
- O I/O ports: 112 pins
- O Shared with I/O pins of other peripheral functions
- O Input/output can be specified in 1-bit units

4.2 Basic Port Configuration


4.2.1 V850ES/KF1

The V850ES/KF1 incorporates a total of 67 I/O port pins consisting of ports 0, 3 to 5, 7, 9, CM, CS, CT, and DL (including 8 input-only port pins). The port configuration is shown below.




4.2.2 V850ES/KG1

The V850ES/KG1 incorporates a total of 84 I/O port pins consisting of ports 0, 1, 3 to 5, 7, 9, CM, CS, CT, DH, and DL (including 8 input-only port pins). The port configuration is shown below.



4.2.3 V850ES/KJ1

The V850ES/KJ1 incorporates a total of 128 I/O port pins consisting of ports 0, 1, 3 to 9, CD, CM, CS, CT, DH, and DL (including 16 input-only port pins). The port configuration is shown below.



4.3 Port Configuration

Table 4-1. Port Configuration (V850ES/KF1)

Item	Configuration
Control register	Port mode registers PMn (n = 0, 3 to 5, 7, 9, CM, CS, CT, DL) Pull-up resistor option registers PUn (n = 0, 3 to 5, 9)
Ports	I/O: 67 pins
Pull-up resistors	Software control: 31

Table 4-2. Port Configuration (V850ES/KG1)

Item	Configuration
Control register	Port mode registers PMn (n = 0, 1, 3 to 5, 7, 9, CM, CS, CT, DH, DL) Pull-up resistor option registers PUn (n = 0, 1, 3 to 5, 9)
Ports	I/O: 84 pins
Pull-up resistors	Software control: 40

Table 4-3. Port Configuration (V850ES/KJ1)

Item	Configuration
Control register	Port mode registers PMn (n = 0, 1, 3 to 9, CD, CM, CS, CT, DH, DL) Pull-up resistor option registers PUn (n = 0, 1, 3 to 6, 8, 9)
Ports	I/O: 128 pins
Pull-up resistors	Software control: 56

4.3.1 Port 0

Input/output for port 0 can be controlled in 1-bit units.

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have the same number of I/O port pins for port 0.

Product	I/O Port Pin Count
V850ES/KF1	7-bit I/O port
V850ES/KG1	7-bit I/O port
V850ES/KJ1	7-bit I/O port

(1) Port 0 functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 0 register (P0).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port 0 mode register (PM0).
- O Port mode/control mode (alternate function) can be specified in 1-bit units.
 Specification is made by the port 0 mode control register (PMC0).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 0 (PU0).
- O The valid edge of external interrupts (alternate function) can be specified in 1-bit units.
 The falling edge and the rising edge of the external interrupt are specified by falling edge specification register 0 (INTF0) and rising edge specification register 0 (INTR0), respectively.

Port 0 includes the following alternate functions.

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port 0	P00	ТОН0	I/O	Yes	-
	P01	TOH1			
	P02	NMI			Analog noise elimination
	P03	INTP0			
	P04	INTP1			
	P05	INTP2			
	P06	INTP3			

Table 4-4. Alternate-Function Pins of Port 0

Note Software pull-up function

(2) Registers

(a) Port 0 register (P0)

The port 0 register (P0) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

After Re	set: Unde	fined R/	W Addr	ess: FFFF	F400H				
	7	6	5	4	3	2	1	0	_
P0	0	P06	P05	P04	P03	P02	P01	P00	
		1							-
	P0n		Control o	of output da	ta (in outp	ut mode) (r	n = 0 to 6)		
	0	Output 0							
	1	Output 1							
Rema		out mode: tput mode	When influenc : When r	written to be on the read, port	, the dat input pins 0 (P0) re	a written eturns the	P0 value	s written. e. When v	This has no vritten to, the ely output.

(b) Port 0 mode register (PM0)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

After Re	After Reset: FFH R/W		Address: F	FFFF420F	I					
	7	6	5	4	3	2	1	0		
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00		
	PM0n		Control of I/O mode							
	0	Output mo	Dutput mode							
	1	Input mod	Input mode							


(c) Port 0 mode control register (PMC0)

This is an 8-bit register that specifies the port mode or control mode. This register can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0			
PMC0	0	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00			
	PMC06		Specification of P06 pin operation mode								
	0	1/O port	She	cilication c	n F00 pin c		loue				
	1	I/O port INTP3 input									
	PMC05		Spe	ecification c	of P05 pin c	peration m	node				
	0	I/O port									
	1	INTP2 inp	ut								
	PMC04		Spe	ecification c	of P04 pin c	peration m	node				
	0	I/O port	I/O port								
	1	INTP1 inp	INTP1 input								
	PMC03		Spe	ecification c	of P03 pin c	peration m	node				
	0	I/O port									
	1	INTP0 inp	ut								
	PMC02		Spe	ecification c	of P02 pin c	peration m	node				
	0	I/O port									
	1	NMI input									
	PMC01		Spe	ecification c	of P01 pin c	peration m	node				
	0	I/O port									
	1	TOH1 out	put								
	PMC00		Spe	ecification c	of P00 pin c	peration m	node				
	0	I/O port									
	1	TOH0 out	put								

(d) Pull-up resistor option register 0 (PU0)


This is an 8-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 8-bit or 1-bit units.



(e) External interrupt falling edge specification register 0 (INTF0)

This is an 8-bit register that specifies the falling edge as the detection edge for the external interrupt pin. This register can be read/written in 8-bit or 1-bit units.

Caution When switching from the external interrupt function (alternate function) to the port function, edge detection may be performed. Therefore, set the port mode after setting INTF0n bit = INTR0n bit = 0.



(f) External interrupt rising edge specification register 0 (INTR0)

This is an 8-bit register that specifies the rising edge as the detection edge for the external interrupt pin. This register can be read/written in 8-bit or 1-bit units.

Caution When switching from the external interrupt function (alternate function) to the port function, edge detection may be performed. Therefore, set the port mode after setting INTF0n bit = INTR0n bit = 0.

Table 4-5. Valid Edge Specification

INTF0n	INTR0n	Valid edge specification (n = 2 to 6)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 2: Control of NMI pin

n = 3 to 6: Control of INTP0 to INTP3 pins

(3) Block diagram (port 0)




Figure 4-1. Block Diagram of P00 and P01




Figure 4-2. Block Diagram of P02 to P06

4.3.2 Port 1

Port 1 can control input/output in 1-bit units.

The number of I/O port pins for port 1 differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	-
V850ES/KG1	2-bit I/O port
V850ES/KJ1	2-bit I/O port

(1) Port 1 functions (V850ES/KG1, V850ES/KJ1)

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 1 register (P1).
- O Port input/output can be specified in 1-bit units.
 Specification is made by the port 1 mode register (PM1).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 1 (PU1).

Port 1 includes the following alternate functions.

Table 4-6. Alternate-Function Pins of Port 1 (V850ES/KG1, V850ES/KJ1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port 1	P10	ANO0	I/O	Yes	_
	P11	ANO1			

Note Software pull-up function

(2) Registers

(a) Port 1 register (P1)

Port 1 register (P1) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KG1, V85	0ES/KJ1								
After Reset: Undefined R/W Address: FFFFF402H									
	7	6	5	4	3	2	1	0	_
P1	0	0	0	0	0	0	P11	P10	
	P1n		Control	Control of output data (in output mode) $(n = 0, 1)$					
	0	Outputs 0							
1 Outputs 1									
Rema	When influenc : When r	written to ce on the read, port	, the dat input pins 1 (P1) re	ta written eturns the	e P1 value	written. e. When v	This has no written to, the ely output.		

(b) Port 1 mode register (PM1)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

Caution When used as the ANO0 and ANO1 pins, set PM1 = FFH at one time.

(i) V850ES/KG1, V850ES/KJ1										
Afte	er Reset: FFH	R/W	Address: F	FFFF422H	ł					
	7	6	5	4	3	2	1	0		
PM	/1 1	1	1	1	1	1	PM11	PM10		
	PM1n		Control of I/O mode $(n = 0, 1)$							
	0	Output m	Output mode							
	1	Input mod	Input mode							

(c) Pull-up resistor option register 1 (PU1)

This is an 8-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 8-bit or 1-bit units.

(i) 850ES/KG1, V850ES/KJ1								
After Re	eset: 00H	R/W	Address: F	FFFFC42H	1			
	7	6	5	4	3	2	1	0
PU1	0	0	0	0	0	0	PU11	PU10
	PU1n		Control of on-chip pull-up resistor connection $(n = 0, 1)$					
	0	Not conn	Not connected					
	1	Connected						

(3) Block diagram (port 1)




Figure 4-3. Block Diagram of P10 and P11

4.3.3 Port 3

Port 3 can control input/output in 1-bit units.

The number of I/O port pins differs according to the product.

Product	I/O Port Pin Count					
V850ES/KF1	8-bit I/O port					
V850ES/KG1	10-bit I/O port					
V850ES/KJ1	10-bit I/O port					

(1) Port 3 functions (V850ES/KF1, V850ES/KG1, V850ES/KJ1)

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 3 register (P3).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port 3 mode register (PM3).
- Port mode/control mode (alternate functions) can be specified in 1-bit units.
 Specification is made by the port 3 mode control register (PMC3).
- N-ch open-drain specification can be done in 1-bit units.
 Specification is made by the port 3 function register H (PF3H).
- Control mode 1/control mode 2 specification can be done in 1-bit units.
 Specification is made by the port 3 function control register (PFC3).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 3 (PU3).

Port 3 includes the following alternate functions.

Table 4-7. Alternate-Function Pins of Port 3 (V850ES/KF1)	Table 4-7.	Alternate-Function	Pins	of Port 3	(V850ES/KF1)
---	------------	--------------------	------	-----------	--------------

Pin Na	me	Alternate Function	I/O	PULL ^{Note 1}	Remark
Port 3	P30	TXD0	I/O	Yes	_
	P31	RXD0			
	P32	ASCK0			
	P33	TI000/TO00			
	P34	TI001			
	P35	TI010/TO01			
	P38	SDA0 ^{Note 2}		No ^{Note 3}	N-ch open-drain output
	P39	SCL0 ^{Note 2}			

Notes 1. Software pull-up function

- **2.** Only for products with an I^2C bus
- **3.** An on-chip pull-up resistor can be provided by a mask option (only for the mask ROM version of the V850ES/KF1).

Table 4-8.	Alternate-Function	Pins of Port 3	(V850ES/KG1.	V850ES/KJ1)
	Alternate Falletion		(1000000/1001)	1000000/1001/

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port 3	P30	TXD0	I/O	Yes	-
	P31	RXD0			
	P32	ASCK0			
	P33	TI000/TO00			
	P34	TI001			
	P35	TI010/TO01			
	P36	_		No ^{Note 2}	N-ch open-drain output
	P37	-			
	P38	SDA0 ^{Note 3}			
	P39	SCL0 ^{Note 3}			

Notes 1. Software pull-up function

- 2. An on-chip pull-up resistor can be provided by a mask option (only for the mask ROM versions of the V850ES/KG1 and V850ES/KJ1).
- **3.** Only for products with an l²C bus

(2) Registers

(a) Port 3 register (P3)

The port 3 register (P3) is a 16-bit register that controls pin level read and output level write. This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the P3 register are used as the P3H register and as the P3L register, respectively, this register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KF	1									
	After Re	eset: Undel	fined R/	/W Addr	ress: FFFF	F406H (P3	, P3L), FFI	FF407H (P3H)	
		15	14	13	12	11	10	9	8	
P3 (P3H ^{Note})	0	0	0	0	0	0	P39	P38	
		7	6	5	4	3	2	1	0	
	(P3L)	0	0	P35	P34	P33	P32	P31	P30	
			_							
		P3n		Control of c	output data	(in output	mode) (n =	0 to 5, 8, 9	9)	
		0	Outputs ()						
		1	Outputs 1							
i) V850ES/KG	1, V850E	S/KJ1								
	After Re	set: Undef	ined B/	W Addr	ess: FFFF	E406H (P3	P3L) FFF	-FF407H (I	P3H)	
	Aller He	Set. Onder	ineu n/	VV Audi	633.1111	40011 (1 3	, i ol), i i i	1140/11(1	511)	
		15	14	13	12	11	10	9	8	
P3 (I	P3H ^{Note})	0	0	0	0	0	0	P39	P38	
		7	6	5	4	3	2	1	0	
	(P3L)	P37	P36	P35	P34	P33	P32	P31	P30	
	I									
		P3n		Control o	of output da	ta (in outp	ut mode) (r	n = 0 to 9)		
		0	Outputs 0)						
		1	Outputs 1							
		ecify the	se bits as mode:	bits 0 to 7 When read	of the P3 d, port 3 (I tten to, tl	H register P3) return ne data v	r. s the curr	ent pin le	8-bit or 1- vel. rritten. This	

(b) Port 3 mode register (PM3)

This is a 16-bit register that specifies the input mode/output mode.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PM3 register are used as the PM3H register and as the PM3L register, respectively, this register can be read/written in 8-bit or 1-bit units.

					- (-)	- //	FFF427 (Pl	- /
	15	14	13	12	11	10	9	8
PM3 (PM3H ^{Note})	1	1	1	1	1	1	PM39	PM38
	7	6	5	4	3	2	1	0
(PM3L)	1	1	PM35	PM34	PM33	PM32	PM31	PM30
	PM3n		C	ontrol of I/C) mode (n	= 0 to 5, 8,	9)	
	0	Output mo	ode					
V850ES/KG1, V850ES After Re	1	Input mod	e	:: FFFFF42	6H (PM3,	PM3L), FF	FFF427 (PI	M3H)
After Re	1 /KJ1	Input mod	e	:: FFFFF42 12	6H (PM3, 11	PM3L), FF 10	FFF427 (Pl 9	M3H) 8
	1 /KJ1 eset: FFFFł	Input mod	e Address					
After Re	1 /KJ1 sset: FFFFt 15	Input mod H R/W 14	e Address 13	12	11	10	9	8
After Re	1 /KJ1 eset: FFFFt 15 1	H R/W 14	e Address 13 1	12 1	11 1	10 1	9 PM39	8 PM38
After Re PM3 (PM3H ^{Note})	1 /KJ1 eset: FFFFF 15 1 7	H R/W 14 1 6	e Address 13 1 5	12 1 4 PM34	11 1 3 PM33	10 1 2	9 PM39 1 PM31	8 PM38 0
After Re PM3 (PM3H ^{Note})	1 /KJ1 25 15 1 7 PM37	H R/W 14 1 6	e Address 13 1 5 PM35	12 1 4 PM34	11 1 3 PM33	10 1 2 PM32	9 PM39 1 PM31	8 PM38 0

(c) Port 3 mode control register (PMC3)

This is a 16-bit register that specifies the port mode/control mode.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PMC3 register are used as the PMC3H register and as the PMC3L register, respectively, this register can be read/written in 8-bit or 1-bit units.


After R	eset: 0000⊦	R/W	Address	: FFFFF44	6H (PMC3	, PMC3L),	FFFFF447	Н (РМСЗН
	15	14	13	12	11	10	9	8
PMC3 (PMC3H ^{Note 1})	0	0	0	0	0	0	PMC39 ^{Note}	PMC38 ^{Not}
	7	6	5	4	3	2	1	0
(PMC3L)	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
				I	I			
	PMC39		Spe	ecification o	of P39 pin o	pperation r	node	
	0	I/O port						
	1	SCL0 I/O						
	PMC38		Spe	ecification o	of P38 pin o	peration r	node	
	0	I/O port						
	1	SDA0 I/O						
	PMC35		Spe	ecification o	of P35 pin o	peration r	node	
	0	I/O port						
	1	TI010/TO0	01 I/O					
	PMC34		Spe	ecification of	of P34 pin o	operation r	node	
	0	I/O port						
	1	TI001 inpu	ut					
	PMC33		Spe	ecification o	of P33 pin o	peration r	node	
	0	I/O port						
	1	Т1000/ТО	00 I/O					
	PMC32		Spe	ecification of	of P32 pin o	operation r	node	
	0	I/O port						
	1	ASCK0 in	put					
	PMC31		Spe	ecification of	of P31 pin o	operation r	node	
	0	I/O port						
	1	RXD0 inpu	ut					
	PMC30		Spe	ecification of	of P30 pin o	operation r	node	
	0	I/O port						
	1	TXD0 outp	out					

Notes 1. When reading from or writing to bits 8 to 15 of the PMC3 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMC3H register.

2. Only for products with an I²C bus. For all other products, set this bit to 0.


(d) Port 3 function register H (PF3H)

This is an 8-bit register that specifies N-ch open-drain output. This register can be read/written in 8-bit or 1-bit units.




(e) Port 3 function control register (PFC3)

This is an 8-bit register that specifies control mode 1/control mode 2. This register can be read/written in 8-bit or 1-bit units.



(f) Pull-up resistor option register 3 (PU3)

This is an 8-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 8-bit or 1-bit units.



(3) Block diagram (port 3)




Figure 4-4. Block Diagram of P30





Figure 4-5. Block Diagram of P31, P32, and P34








Figure 4-7. Block Diagram of P36 and P37




Figure 4-8. Block Diagram of P38 and P39

4.3.4 Port 4

Port 4 can control input/output in 1-bit units.

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have the same number of I/O port pins for port 4.

Product	I/O Port Pin Count
V850ES/KF1	3-bit I/O port
V850ES/KG1	3-bit I/O port
V850ES/KJ1	3-bit I/O port

(1) Port 4 functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 4 register (P4).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port 4 mode register (PM4).
- O Port mode/control mode (alternate function) can be specified in 1-bit units.
 Specification is made by the port 4 mode control register (PMC4).
- N-ch open-drain can be specified in 1-bit units.
 Specification is made by the port 4 function register (PF4).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 4 (PU4).

Port 4 includes the following alternate functions.

Table 4-9. Alternate-Function Pins of Port 4

Pin Na	Alternate Function		I/O	PULL ^{Note}	Remark
Port 4	P40	SI00	I/O	Yes	-
	P41	SO00			N-ch open-drain output can be selected.
	P42	SCK00			

Note Software pull-up function

(2) Registers

(a) Port 4 register (P4)

The port 4 register (P4) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

After Re	eset: Unde	fined R/	W Addr	ess: FFFFI	F408H				
	7	6	5	4	3	2	1	0	
P4	0	0	0	0	0	P42	P41	P40	
	P4n		Control o	of output da	ta (in outp	ut mode) (r	n = 0 to 2)		
	0	Output 0							
	1	Output 1							
Rema	1 Output 1 Remark In input mode: In output mode:				o, the da input pin rt 4 (P4)	ata written ns. returns th	e P4 valu	s written. ie. When	This has no written to, the tely output.

(b) Port 4 mode register (PM4)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

After Re	set: FFH	R/W	Address: F	FFFF428H				
	7	6	5	4	3	2	1	0
PM4	1	1	1	1	1	PM42	PM41	PM40
	PM4n			Control of I/	O mode	(n = 0 to 2)		
	0	Output n	node					

(c) Port 4 mode control register (PMC4)

This is an 8-bit register that specifies the port mode/control mode. This register can be read/written in 8-bit or 1-bit units.

After R	eset: 00H	R/W	Address: F	FFFF448H				
	7	6	5	4	3	2	1	0
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40
	PMC42		Spe	ecification o	f P42 pin	operation m	iode	
	0	I/O port						
	1	SCK00 I/	0					
	PMC41		Spe	ecification o	f P41 pin	operation m	iode	
	0	I/O port						
	1	SO00 out	put					
	PMC40		Spe	ecification o	f P40 pin	operation m	ode	
	0	I/O port						
	1	SI00 inpu	t					

(d) Port 4 function register (PF4)

This is an 8-bit register that specifies normal output/N-ch open-drain output. This register can be written in 8-bit or 1-bit units.

Afte	r Reset: 00H	R/W	Address: Fl	FFFFC68H	I							
	7	6	5	4	3	2	1	0	_			
PF	4 0	0	0	0	0	PF42	PF41	0				
	PF4n		Control of normal output/N-ch open-drain output									
	0	Normal o	utput									
	1	N-ch ope	n-drain outp	ut								
Ca	in th Be s	e followi sure to se	ng sequer	nce. Iatch to 1	before s	setting th	•		ction pins, set n-drain output.			

(e) Pull-up resistor option register 4 (PU4)

This is an 8-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 8-bit or 1-bit units.

After Re	set: 00H	R/W	Address: F	FFFFC48H				
	7	6	5	4	3	2	1	0
PU4	0	0	0	0	0	PU42	PU41	PU40
								2)
	PU4n		Control of o	n-chip pull-u	o resisto	r connectior	n (n = 0 to 2)	2)
	1							
	0	Not conn	ected					

(3) Block diagram (port 4)




Figure 4-9. Block Diagram of P40




Figure 4-10. Block Diagram of P41




Figure 4-11. Block Diagram of P42

4.3.5 Port 5

Port 5 can control input/output in 1-bit units.

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have the same number of I/O port pins for port 5.

Product	I/O Port Pin Count
V850ES/KF1	6-bit I/O port
V850ES/KG1	6-bit I/O port
V850ES/KJ1	6-bit I/O port

(1) Port 5 functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 5 register (P5).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port 5 mode register (PM5).
- Port mode/control mode (alternate function) can be specified in 1-bit units.
 Specification is made by the port 5 mode control register (PMC5).
- N-ch open-drain can be specified in 1-bit units.
 Specification is made by the port 5 function register (PF5).
- Control mode 1/control mode 2 can be specified in 1-bit units.
 Specification is made by the port 5 function control register (PFC5).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 5 (PU5).

Port 5 includes the following alternate functions.

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port 5	P50	TI011/RTP00/KR0	I/O	Yes	-
	P51	TI50/RTP01/KR1			
	P52	TO50/RTP02/KR2			
	P53	SIA0/RTP03/KR3			
	P54	SOA0/RTP04/KR4			N-ch open-drain output can be selected.
	P55	SCKA0/RTP05/KR5			

Table 4-10. Alternate-Function Pins of Port 5

Note Software pull-up function

(2) Registers

(a) Port 5 register (P5)

The port 5 register (P5) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

After Re	set: Undef	ined R/	W Addr	ess: FFFF	=40AH						
	7	6	5	4	3	2	1	0			
P5	0	0	P55	P54	P53	P52	P51	P50			
									I		
	P5n		Control o	of output da	ta (in outpu	ut mode) (r	n = 0 to 5)				
	0	Output 0									
	1	Output 1									
Rema	Remark In input mode: In output mode:		When w influenc When r	When read, port 5 (P5) returns the current pin level. When written to, the data written to P5 is written. This has r influence on the input pins. When read, port 5 (P5) returns the P5 value. When written to, th value is written to P5 and the written value is immediately output.							

(b) Port 5 mode register (PM5)

This is an 8-bit register that specifies the input mode/output mode. This register can be read in 8-bit or 1-bit units.

After Re	set: FFH	R/W	Address: F	FFFF42AF	ł				
	7	6	5	4	3	2	1	0	
PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50	
	PM5n		Control of I/O mode (n = 0 to 5)						
	0	Output m	Output mode						
	1	Input mode							

(c) Port 5 mode control register (PMC5)

This is an 8-bit register that specifies the port mode/control mode. This register can be read/written in 8-bit or 1-bit units.

Atter Re	eset: 00H	R/W	Address: F	FFFF44AH							
	7	6	5	4	3	2	1	0			
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50			
	PMC55			ecification of	f P55 pin c	peration m	lode				
	0	I/O port/K									
	1	SCKA0/RTP05 I/O									
	PMC54		Spe	ecification of	f P54 pin c	peration m	iode				
	0 I/O port/KR4 input										
	1	SOA0/RTP04 output									
	PMC53	Specification of P53 pin operation mode									
	0	I/O port/KR3 input									
	1	SIA0/RTP03 I/O									
	PMC52	Specification of P52 pin operation mode									
	0	I/O port/KR2 input									
	1	-	TO50/RTP0 output								
	PMC51	Specification of P51 pin operation mode									
	0	I/O port/KR1 input									
	1	TI50/RTP01 I/O									
	PMC50		Spe	ecification of	f P50 pin c	peration m	iode				
	0	I/O port/K	R0 input								
	1	TI011/RT	P00 I/O								

(d) Port 5 function register 5 (PF5)

This is an 8-bit register that specifies normal output/N-ch open-drain output. This register can be read/written in 8-bit or 1-bit units.

PF5 0 0 PF55 PF54 0 0 0 0 PF5n Control of normal output/N-ch open-drain output (n = 4, 5) 0 Normal output 1 N-ch open-drain output 1 N-ch open-drain output 1 N-ch open-drain output Cautions 1. Always set PF5 register bits 0 to 3, 6, and 7 to 0.	PF5 0 0 PF55 PF54 0 0 0 PF5n Control of normal output/N-ch open-drain output (n = 4, 5) 0 Normal output						2	1	0
PF5n Control of normal output/N-ch open-drain output (n = 4, 5) 0 Normal output 1 N-ch open-drain output Cautions 1. Always set PF5 register bits 0 to 3, 6, and 7 to 0.	PF5n Control of normal output/N-ch open-drain output (n = 4, 5) 0 Normal output		0 0	PF55	PF54	0			
0 Normal output 1 N-ch open-drain output Cautions 1. Always set PF5 register bits 0 to 3, 6, and 7 to 0.	0 Normal output	PE5n				0	0	0	0
0 Normal output 1 N-ch open-drain output Cautions 1. Always set PF5 register bits 0 to 3, 6, and 7 to 0.	0 Normal output	PE5n							
1 N-ch open-drain output Cautions 1. Always set PF5 register bits 0 to 3, 6, and 7 to 0.	· · · · · · · · · · · · · · · · · · ·	11.511	F5n (Control of no	ormal output	/N-ch opei	n-drain out	put (n = 4,	5)
Cautions 1. Always set PF5 register bits 0 to 3, 6, and 7 to 0.	1 N-ch open-drain output	0	0 Normal o	output					
		1	1 N-ch ope	en-drain outr	out				
		1							
2. When using P54 and P55 as N-ch open-drain-output alternate-fu		-	-	-					
	2. When using P54 and P55 as N-ch open-drain-output alternate-f	2. When	hen using P	54 and P5	5 as N-ch	open-dr	ain-outp	ut alterna	ate-funct
the following sequence.	the following sequence.	the fo	e following s	equence.					

(e) Port 5 function control register (PFC5)

This is an 8-bit register that specifies control mode 1/control mode 2. This register can be read/written in 8-bit or 1-bit units.

Altering	eset: 00H	R/W	Address: F		1								
	7	6	5	4	3	2	1	0					
PFC5	0	0	PFC55	PFC54	PFC53	PFC52	PFC51	PFC50					
	PFC55		Specificatio	on of P55 p	n operatior	n mode in o	control mod	de					
	0	SCKA0	SCKA0 I/O										
	1	RTP05 output											
I													
	PFC54		Specification of P54 pin operation mode in control mode										
	0	SOA0 output											
	1	RTP04 output											
	PFC53	Specification of P53 pin operation mode in control mode											
	0	SIA0 input											
	1	RTP03 output											
	PFC52	Specification of P52 pin operation mode in control mode											
	0	TO50 output											
	1	RTP02 of	RTP02 output										
	·												
	PFC51		Specificatio	on of P51 p	n operatior	n mode in o	control mod	de					
	0	TI50 input											
	1	RTP01 output											
	PFC50		Specificatio	on of P50 pi	n operatior	n mode in o	control mod	de					
	0	TI011 in	put										
	1	RTP00 o	output										

(f) Pull-up resistor option register 5 (PU5)

This is an 8-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 8-bit or 1-bit units.

After Re	eset: 00H	R/W Address: FFFFC4AH								
	7	6	5	4	3	2	1	0		
PU5	0	0	PU55	PU54	PU53	PU52	PU51	PU50		
	PU5n		Control of on-chip pull-up resistor connection $(n = 0 \text{ to } 5)$							
	0	Not conr	Not connected							
		Connected								

(3) Block diagram (port 5)




Figure 4-12. Block Diagram of P50, P51, and P53




Figure 4-13. Block Diagram of P52




Figure 4-14. Block Diagram of P54




Figure 4-15. Block Diagram of P55

4.3.6 Port 6

Port 6 can control input/output in 1-bit units.

The number of I/O port pins for port 6 differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	-
V850ES/KG1	-
V850ES/KJ1	16-bit I/O port

(1) Port 6 functions (V850ES/KJ1)

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 6 register (P6).
- O Port input/output can be specified in 1-bit units.
 Specification is made by the port 6 mode register (PM6).
- O Port mode/control mode (alternate functions) can be specified in 1-bit units.
 Specification is made by the port 6 mode control register (PMC6).
- N-ch open-drain can be specified in 1-bit units.
 Specification is made by the port 6 function register (PF6).
- Control mode 1/control mode 2 can be specified in 1-bit units.
 Specification is made by the port 6 function control register (PFC6H).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 6 (PU6).

Port 6 includes the following alternate functions.

Pin	Name	Alternate Function	I/O	PULL ^{Note}	Remark
Port 6	P60	RTP10	I/O	Yes	-
	P61	RTP11			
	P62	RTP12			
	P63	RTP13			
	P64	RTP14			
	P65	RTP15			
	P66	SI02			
	P67	SO02			N-ch open-drain output
	P68	SCK02			
	P69	TI040			_
	P610	TI041			
	P611	TO04			
	P612	TI050			
	P613	TI051/TO05			
	P614	-		No	
	P615	-			

Table 4-11. Alternate-Function Pins of Port 6 (V850ES/KJ1)

Note Software pull-up function

(2) Registers

(a) Port 6 register (P6)

The port 6 register (P6) is a 16-bit register that controls pin level read and output level write. This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the P6 register are used as the P6H register and as the P6L register, respectively, this register can be read/written in 8-bit or 1-bit units.

(i)	V850ES/KJ1										
	After Re	eset: Undef	ined	R/W Add	ress: FFFF	F40CH (P6	6, P6L), FFI	FF40DH ((P6H)		
		15	14	13	12	11	10	9	8		
	P6 (P6H ^{Note})	P615	P614	P613	P612	P611	P610	P69	P68		
		7	6	5	4	3	2	1	0		
	(P6L)	P67	P66	P65	P64	P63	P62	P61	P60		
		P6n		Control of output data (in output mode) (n = 0 to 15)							
		0	Output	0							
		1	Output	1							
			U	or writing bits 0 to 7				egister in	8-bit or 1	-bit units,	
	Remark	In input r	node:	When read When writi influence of	ten to, th	ne data v		•		s has no	
		In output	mode:	When read value is wr	· •	. ,					

(b) Port 6 mode register (PM6)

This is a 16-bit register that specifies the input mode/output mode.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PM6 register are used as the PM6H register and as the PM6L register, respectively, this register can be read/written in 8-bit or 1-bit units.

After Re	set: FFFF	H R/W	Address	: FFFFF42	CH (PM6,	PM6L), FF	FFF42D (F	PM6H)	
	15	14	13	12	11	10	9	8	
PM6 (PM6H ^{Note})	PM615	PM614	PM613	PM612	PM611	PM610	PM69	PM68	
	7	6	5	4	3	2	1	0	
(PM6L)	PM67	PM66	PM65	PM64	PM63	PM62	PM61	PM60	
	PM6n		Control of I/O mode ($n = 0$ to 15)						
	0	Output mo	ode						
	1	Input mod	mode						

(c) Port 6 mode control register (PMC6)

This is a 16-bit register that specifies the port mode/control mode.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PMC6 register are used as the PMC6H register and as the PMC6L register, respectively, this register can be read/written in 8-bit or 1-bit units.

	15	14	13	12	11	10	9	8			
PMC6 (PMC6H ^{Note})	0	0	PMC613	PMC612	PMC611	PMC610	PMC69	PMC68			
	7	6	5	4	3	2	1	0			
(PMC6L)	PMC67	PMC66	PMC65	PMC64	PMC63	PMC62	PMC61	PMC60			
	PMC613	L/O re evit	Spe	cification o	f P613 pin	operation n	node				
	0	I/O port TI051/TO	05 1/0								
		11001/10		-: (+							
	PMC612	I/O port	Spe	cification of	r P612 pin	operation n	node				
	1	TI050 inp									
	PMC611			cification of	P611 nin	operation n	node				
	0	I/O port									
	1	TO04 out	out								
	PMC610		Spe	cification o	f P610 pin	operation n	node				
	0	I/O port									
	1	TI041 inp	ut								
	PMC69		Spe	ecification c	of P69 pin c	operation m	node				
	0	I/O port									
	1	TI040 inp	I040 input								
	PMC68		Spe	ecification o	of P68 pin o	operation m	node				
	0	I/O port									
		SCK02 I/0									
	PMC67	1/0 10	Spe	ecification o	of P67 pin o	operation m	ode				
	0	I/O port SO02 out	out								
	PMC66	0002 000		cification	f P66 nin c	operation m	node				
	0	I/O port	She		יו רטט אווז נ						
	1	SI02 inpu	t								
	PMC6n	-	Specifica	tion of P6n	pin operat	ion mode (I	n = 0 to 5)				
	0	I/O port	1			(-	/				
	1	RTP1n ou	itout								

(d) Port 6 function register (PF6)

This is a 16-bit register that specifies normal output/N-ch open-drain output.

The PF6 register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PF6 register are used as the PF6H register and as the PF6L register, respectively, this register can be read/written in 8-bit or 1-bit units.

After Re	eset: 0000H	l R/W	Address	PF6H)						
	15	14	13	12	11	10	9	8		
PF6 (PF6H ^{Note})	0	0	0	0	0	0	0	PF68		
	7	6	5	4	3	2	1	0		
(PF6L)	PF67	0	0	0	0	0	0	0		
	PF6n	С	Control of normal output/N-ch open-drain output (n = 7, 8)							
	0	Normal ou	utput							
	1	N-ch oper	n-drain outp	out						
		g from or bits as bi	-				gister in	8-bit or 1-b		

(e) Port 6 function control register (PFC6H)

This is an 8-bit register that specifies control mode 1/control mode 2. This register can be read/written in 8-bit or 1-bit units.

i) V8	350ES/KJ1									
	After Re	set: 00H	R/W	Address: FF	FFF46DI	4				
		7	6	5	4	3	2	1	0	
	PFC6H	0	0	PFC613	0	0	0	0	0	
		PFC613		Specification	of P613 p	oin operatio	n mode in	control mo	ode	
		0	TI051 in	put						
		1	ΤΟ05 οι	ıtput						

(f) Pull-up resistor option register 6 (PU6)

This is a 16-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PU6 register are used as the PU6H register and as the PU6L register, respectively, this register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KJ1									
After Re	set: 0000H	I R/W	Address	: FFFFFC4	CH (PU6,	PU6L), FFI	FFC4DH	(PU6H)	
	15	14	13	12	11	10	9	8	
PU6 (PU6H ^{Note})	0	0	PU613	PU612	PU611	PU610	PU69	PU68	
	7	6	5	4	3	2	1	0	
(PU6L)	PU67	PU66	PU65	PU64	PU63	PU62	PU61	PU60	
	PU6n	PU6n Control of on-chip pull-up resistor connection (n = 0 to 13)							
	0	Not conne	t connected						
	1	Connecte	nnected						
spec	cify these An on-cl	bits as bit	s 0 to 7 of p resisto	f the PU6 r can be	H register provide		-	8-bit or 1-bit uni 615 (only for ti	

(3) Block diagram (Port 6)




Figure 4-16. Block Diagram of P60 to P65, and P611






Figure 4-17. Block Diagram of P66, P69, P610, and P612












Figure 4-20. Block Diagram of P613




Figure 4-21. Block Diagram of P614 and P615

4.3.7 Port 7

All the pins of port 7 are fixed to input.

The number of input port pins for port 7 differs according to the product.

Product	Input Port Pin Count
V850ES/KF1	8-bit input port
V850ES/KG1	8-bit input port
V850ES/KJ1	16-bit input port

(1) Port 7 functions

O Port input data read is possible in 1-bit units.

Specification is made by the port 7 register (P7).

Port 7 includes the following alternate functions.

Table 4-12. Alternate-Function Pins of Port 7 (V850ES/KF1, V850ES/KG1)

Pin l	Name	Alternate Function	I/O	PULL ^{Note}	Remark
Port 7	P70	ANIO	Input	No	_
	P71	ANI1			
	P72	ANI2]		
	P73	ANI3]		
	P74	ANI4			
	P77	ANI5]		
	P76	ANI6]		
	P77	ANI7			

Note Software pull-up function

Pir	Name	Alternate Function	I/O	PULL ^{Note}	Remark
Port 7	P70	ANIO	Input	No	_
	P71	ANI1			
	P72	ANI2			
	P73	ANI3			
	P74	ANI4			
	P77	ANI5			
	P76	ANI6			
	P77	ANI7			
	P78	ANI8			
	P79	ANI9			
	P710	ANI10			
	P711	ANI11			
	P712	ANI12			
	P713	ANI13			
	P714	ANI14			
	P715	ANI15			

Table 4-13. Alternate-Function Pins of Port 7 (V850ES/KJ1)

Note Software pull-up function

(2) Registers

(a) Port 7 register (P7)


The port 7 register (P7) of the V850ES/KF1 and V850ES/KG1 is an 8-bit register that reads the pin level. This register can be read in 8-bit units.

The port 7 register (P7) of the V850ES/KJ1 is a 16-bit register that reads the pin level. This register can be read only in 16-bit units. However, when the higher 8 bits of the P7 register are used as the P7H register and the lower 8 bits as the P7L register, they can be read in 8-bit units.

(i) V850ES/KF1, V850)ES/KG1										
After Re	set: Undefin	ied R	Address: F	FFFF40EH							
	7	6	5	4	3	2	1	0			
P7	P77	P76	P75	P74	P73	P72	P71	P70			
	P7n			Input data r	ead (n =	0 to 7)					
		Input low lev									
	1	Input high le	vel								
(ii) V850ES/KJ1 Afte	r Reset: Uno			ss: FFFFF4							
	15	14	13	12	11	10	9	8	7		
P7 (P7H ^{Note}	[®]) P71	5 P714	P713	P712	P711	P710	P79	P78			
	7	6	5	4	3	2	1	0			
(P7L	.) P77	' P76	P75	P74	P73	P72	P71	P70]		
	P7n			Input da	ta read (i	n = 0 to 12)		-		
	1 /1			input da)		-		
		Input low level									
	0								-		
	0	Input lo									

(3) Block diagram (Port 7)

Figure 4-22. Block Diagram of P70 to P715



4.3.8 Port 8

Port 8 controls input/output in 1-bit units.

The number of I/O port pins differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	-
V850ES/KG1	-
V850ES/KJ1	2-bit I/O port

(1) Port 8 function (V850ES/KJ1)

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 8 register (P8).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port 8 mode register (PM8).
- O Port mode/control mode (alternate function) can be specified in 1-bit units.
 Specification is made by the port 8 mode control register (PMC8).
- N-ch open-drain can be specified in 1-bit units.
 Specification is made by the port 8 function register (PF8).
- Control mode 1/control mode 2 can be specified in 1-bit units.
 Specification is made by the port 8 function control register (PFC8).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 8 (PU8).

Port 8 includes the following alternate functions.

Table 4-14. Alternate-Function Pins of Port 8 (V850ES/KJ1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port 8	P80	RXD2/SDA1 ^{Note 2}	Input	Yes	N-ch open-drain output can be selected.
	P81	TXD2/SCL1 ^{Note 2}			

Notes 1. Software pull-up function

2. Only for the μPD703216Y, 703217Y, and 70F3217Y

(2) Registers

(a) Port 8 register (P8)

The port 8 register (PM8) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

(i) V850	0ES/KJ1									
	After Res	set: Undef	ined R/	W Addr	ess: FFFF	F410H				
		7	6	5	4	3	2	1	0	
	P8	0	0	0	0	0	0	P81	P80	
	,		1							1
		P8n		Control	of output d	lata (in outp	out mode)	(n = 0, 1)		
		0	Output 0							
		1	Output 1							
	Remar	·	ut mode: but mode:	When w influence When re	vritten to, e on the in ead, port	the data put pins. 8 (P8) ret	written		written.	This has no rritten to, the y output.

(b) Port 8 mode register (PM8)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/K	J1								
	After Re	set: FFH	R/W	Address: F	FFFF430H	I			
		7	6	5	4	3	2	1	0
	PM8	1	1	1	1	1	1	PM81	PM80
		PM8n			Control o	f I/O mode	(n = 0, 1)		
		0	Output m	node					
		1	Input mo	de					
					Control o	f I/O mode	(n = 0, 1)		

(c) Port 8 mode control register (PMC8)

This is an 8-bit register that specifies the port mode/control mode. This register can be read/written in 8-bit or 1-bit units.

After R	eset: 00H	R/W	Address: F	FFFF450H				
	7	6	5	4	3	2	1	0
PMC8	0	0	0	0	0	0	PMC81	PMC80
	PMC81 0 1	I/O port TXD2/SC	Spe CL1 ^{Note} I/O	ecification o	√f P81 pin o	peration	mode	
	PMC80		Spe	ecification o	of P80 pin c	peration	mode	
	0	I/O port						
	1	RXD2/SD	0A1 ^{Note} I/O					

(d) Port 8 function register (PF8)

This is an 8-bit register that specifies normal output/N-ch open-drain output. This register can be read/written in 8-bit or 1-bit units.

(i)	850ES/KJ1	After Res	set: 00H 7 0	R/W 6 0	Address: F	FFFC70H 4 0	3 0	2 0	1 PF81	0 PF80	
		F	PF8n 0	(Normal o		ormal outpu	t/N-ch ope	n-drain ou	utput (n = 0,	1)	
			1	N-ch ope	n-drain outp	out					
		Cautior	in the Be si outpu	followin ure to se it.	g sequen et the poi	ce. rt latch to	o 1 befo	re settin		to N-ch	ion pins, set open-drain

(e) Port 8 function control register (PFC8)

This is an 8-bit register that specifies control mode 1/control mode 2. This register can be read/written in 8-bit or 1-bit units.

	After Res	et: 00H	R/W						
Ρ	_			Address: F	FFFF470H				
Р		7	6	5	4	3	2	1	0
	FC8	0	0	0	0	0	0	PFC81	PFC80
		PFC81		Specificatio	on of P81 pi	n operatio	n mode in	control mod	e
		0	TXD2 out	put					
		1	SCL1 ^{Note}	I/O					
	_								
		PFC80		Specificatio	on of P80 pi	n operatior	n mode in	control mod	e
		0	RXD2 inp	out					
		1	SDA1 ^{Note}	I/O					
		0	RXD2 inp SDA1 ^{Note}	ut I/O	01 of P80 pi				

(f) Pull-up resistor option register 8 (PU8)

This is an 8-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 8-bit or 1-bit units.

i) V850ES/KJ1									
Af	iter Res	et: 00H	R/W	Address: F	FFFFC50H	ł			
		7	6	5	4	3	2	1	0
Р	PU8	0	0	0	0	0	0	PU81	PU80
	_								
		PU8n		Control of c	on-chip pul	l-up resisto	r connecti	on (n = 0, 1)
		0	Not conne	ected					
		1	Connecte	d					

(3) Block diagram (Port 8)




Figure 4-23. Block Diagram of P80




Figure 4-24. Block Diagram of P81

4.3.9 Port 9

Port 9 controls input/output in 1-bit units.

The number of I/O port pins for port 9 differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	9-bit I/O port
V850ES/KG1	16-bit I/O port
V850ES/KJ1	16-bit I/O port

(1) Port 9 functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port 9 register (P9).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port 9 mode register (PM9).
- Port mode/control mode (alternate functions) can be specified in 1-bit units.
 Specification is made by the port 9 mode control register (PMC9).
- N-ch open-drain can be specified in 1-bit units.
 Specification is made by the port 9 function register (PF9H).
- Control mode 1/control mode 2 can be specified in 1-bit units.
 Specification is made by the port 9 function control register (PFC9).
- On-chip pull-up resistor connection can be specified in 1-bit units.
 Specification is made by pull-up resistor option register 9 (PU9).
- O The valid edge of external interrupts (alternate function) can be specified in 1-bit units.
 The falling edge and the rising edge of the external interrupt are specified by falling edge specification register 9H (INTF9H) and rising edge specification register 9H (INTF9H), respectively.

Port 9 includes the following alternate functions.

Pin	Name	Alternate Function	I/O	PULL ^{Note}	Remark
Port 9	P90	TXD1/KR6	I/O	No	_
	P91	RXD1/KR7			
	P96	TI51/TO51			
	P97	SI01			
	P98	SO01			N-ch open-drain output can be specified.
	P99	SCK01			
	P913	INTP4			Analog noise elimination
	P914	INTP5			
	P915	INTP6]		

Table 4-15.	Alternate-Function	Pins of Port 9	(V850ES/KF1)
-------------	--------------------	----------------	--------------

Note Software pull-up function

Caution When port 9 is used as alternate-function, be sure to set the PFC9 register in addition to the PMC9 register.

When the control mode is set by the PMC9n bit of the PMC9 register with the PFC9n bit of the PFC9 register maintaining the initial value (0), output becomes undefined. Therefore, to set control mode 2 of port 9, follow the sequence below (n = 0, 1, 6 to 9, 13 to 15).

- <1> Set the PFC9 register first (OFC9n bit = 1)
- <2> Then set the PMC register (PMC9n bit = 1)

Table 4-16. Alternate-Function Pins of Port 9 (V850ES/KG1, V850ES/KJ1)
--

Pin	Name	Alternate Function	I/O	PULL ^{Note}	Remark
Port 9	P90	A0/TXD1/KR6	I/O	No	_
	P91	A1/RXD1/KR7			
	P92	A2/TI020/TO02			
	P93	A3/TI021			
	P94	A4/TI030/TO03			
	P95	A5/TI031			
	P96	A6/TI51/TO51			
	P97	A7/SI01			
	P98	A8/SO01			N-ch open-drain output can be specified.
	P99	A9/SCK01			
	P910	A10/SIA1			_
	P911	A11/SOA1			N-ch open-drain output can be specified.
	P912	A12/SCKA1			
	P913	A13/INTP4			Analog noise elimination
	P914	A14/INTP5			
	P915	A15/INTP6			

Note Software pull-up function

(2) Registers

(a) Port 9 register (P9)

The port 9 register (P9) is a 16-bit register that controls pin level read and output level write. This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the P9 register are used as the P9H register and as the P9L register, respectively, these registers can be read/written in 8-bit or 1-bit units.

(i)	V850ES/KF1									
	After Re	set: Undef	ined R/	N Addr	ess: FFFF	F412H (P9	, P9L), FFF	FF413H (I	P9H)	
		15	14	13	12	11	10	9	8	
	P9 (P9H ^{Note})	P915	P914	P913	0	0	0	P99	P98	
					1		I	1	1	Ι
		7	6	5	4	3	2	1	0	1
	(P9L)	P97	P96	0	0	0	0	P91	P90	
										1
		P9n		ol of outpu	it data (in o	utput mode	e) (n = 0, 1,	6 to 9, 13	to 15)	
		0	Output 0							
		1	Output 1							
(ii)	V850ES/KG1, V850E	S/KJ1								
	After Be	set: Undef	ined R/\		OCC. FEEE	E412H (PO	, P9L), FFF	EE/13H (I	ран)	
	Aller He	Set. Onder	ined n/		633.1111	41211(13	, 1 9⊏), 111	1141011(1	311)	
		15	14	13	12	11	10	9	8	
	P9 (P9H ^{Note})	P915	P914	P913	P912	P911	P910	P99	P98	
		7	6	5	4	3	2	1	0	
	(P9L)	P97	P96	P95	P94	P93	P92	P91	P90	
										I
		P9n		Control of	f output da	ta (in outpu	t mode) (n	= 0 to 15)		
		0	Output 0							
		1	Output 1							
										I
	Note W	hen readi	ng from o	or writing	to bits 8	to 15 of	the P9 re	egister in	8-bit or	1-bit units,
			e bits as b	-				3		,
		2				Ũ				
	Remark	In input r	mode: W	/hen read	l, port 9 (F	9) returns	the curre	ent pin lev	vel.	
			V	/hen writ	ten to, th	ne data v	vritten to	P9 is w	ritten. Th	is has no
			in	fluence o	n the inpu	ıt pins.				
		In output	t mode: W	/hen read	d, port 9	(P9) retur	ns the PS) value. V	When writt	ten to, the
			V	alue is wri	itten to PS	and the	written val	ue is imm	nediately o	utput.

(b) Port 9 mode register (PM9)

This is a 16-bit register that specifies the input mode/output mode.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PM9 register are used as the PM9H register and as the PM9L register, respectively, this register can be read/written in 8-bit or 1-bit units.

) V850ES/KF1 After R	eset: FFFF	H R/W	Address	: FFFFF43	2H (PM9,	PM9L), FF	FFF433H (PM9H)
	15	14	13	12	11	10	9	8
PM9 (PM9H ^{Note})	PM915	PM914	PM913	1	1	1	PM99	PM98
	7	6	5	4	3	2	1	0
(PM9L)	PM97	PM96	1	1	1	1	PM91	PM90
	PM9n		Contro	l of I/O mod	de (n = 0, 1	, 6 to 9, 13	8 to 15)	
	0	Output mo	ode					
i) V850ES/KG1, V850ES	1 5/KJ1	Input mod	e					
	1	Input mod	e	: FFFFF43 12	2H (PM9, 11	PM9L), FF	FFF433H (9	РМ9Н) 8
	1 5/KJ1 eset: FFFF	Input mod	e Address			,.	,	,
After R	1 /KJ1 eset: FFFF	Input mod H R/W 14	e Address 13	12	11	10	9	8
After R	1 /KJ1 eset: FFFFh 15 PM915	H R/W 14 PM914	e Address 13 PM913	12 PM912	11 PM911	10 PM910	9 PM99	8 PM98
After R PM9 (PM9H ^{Note})	1 5/KJ1 eset: FFFFF 15 PM915 7 PM97	Input mod H R/W 14 PM914 6	e Address 13 PM913 5	12 PM912 4 PM94	11 PM911 3 PM93	10 PM910 2 PM92	9 PM99 1 PM91	8 PM98 0
After R PM9 (PM9H ^{Note})	1 5/KJ1 eset: FFFFF 15 PM915 7	Input mod H R/W 14 PM914 6	e Address 13 PM913 5	12 PM912 4 PM94	11 PM911 3 PM93	10 PM910 2	9 PM99 1 PM91	8 PM98 0
After R PM9 (PM9H ^{Note})	1 5/KJ1 eset: FFFFF 15 PM915 7 PM97	Input mod H R/W 14 PM914 6	e Address 13 PM913 5 PM95	12 PM912 4 PM94	11 PM911 3 PM93	10 PM910 2 PM92	9 PM99 1 PM91	8 PM98 0

(c) Port 9 mode control register (PMC9)

This is a 16-bit register that specifies the port mode/control mode.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PMC9 register are used as the PMC9H register and as the PMC9L register, respectively, these registers can be read/written in 8-bit or 1-bit units.

Caution When used as the A0 to A15 pins, perform 16-bit setting of PMC9 register = FFFFH at one time (only for V850ES/KG1, V850ES/KJ1).

After R	eset: 0000H	R/W	Address:	FFFFF45	2H (PMC9,	, PMC9L)	, FFFFF453I	H (PML9H)
	15	14	13	12	11	10	9	8
PMC9 (PMC9H ^{Note})	PMC915	PMC914	PMC913	0	0	0	PMC99	PMC98
	7	6	5	4	3	2	1	0
(PMC9L)	PMC97	PMC96	0	0	0	0	PMC91	PMC90
	PMC915		Snor	ification	f P915 pin	oporation	modo	
	0	I/O port	Oper	meation	11 913 pill	operation	mode	
	1	INTP6 inp	ut					
	PMC914			ification o	f P914 pin (operation	mode	
	0	I/O port	Oper					
	1	INTP5 inp	ut					
	PMC913		Spec	ification o	f P612 pin (operation	mode	
	0	I/O port				-		
	1	INTP4 inp	ut					
	PMC99		Spe	cification of	of P99 pin c	peration	mode	
	0	I/O port						
	1	SCK01 I/C)					
	PMC98		Spe	cification of	of P98 pin c	peration	mode	
	0	I/O port						
	1	SO01 outp	out					
	PMC97		Spe	cification of	of P97 pin c	operation	mode	
	0	I/O port	•					
	1	SI01 input						
	PMC96 0	I/O port/TI	-	cification (of P96 pin c	peration	niode	
	1	TO51 outp	-					
	PMC91			cification of	of P91 pin c	peration	mode	
	0	I/O port/KI						
	1	RXD1 inpu	ut					
	PMC90		Spe	cification of	of P90 pin c	peration	mode	
	0	I/O port/KI	R6 input					
	1	TXD1 outp	out					

After R	eset: 0000H	R/W	Address	: FFFFFF4	52H (PMC	9, PMC9L)	, FFFFF45	3H (PMC
	15	14	13	12	11	10	9	8
PMC9 (PMC9H ^{Note})	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98
	7	6	5	4	3	2	1	0
(PMC9L)	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90
	PMC915		Spee	cification of	P915 pin (operation r	node	
	0	I/O port	61/0					
	1	A15/INTP	6 1/0					
	PMC914		Spe	cification of	f P914 pin	operation n	node	
	0	I/O port						
	1	A14/INTP	5 I/O					
	PMC913		Spe	cification of	f P913 pin	operation n	node	
	0	I/O port						
	1	A13/INTP	4 I/O					
	PMC912		Spe	cification of	f P912 pin	operation n	node	
	0	I/O port						
	1	A12/SCKA	A1 I/O					
	PMC911		Spe	cification of	f P911 pin	operation n	node	
	0	I/O port						
	1	A11/SOA1	loutput					
	PMC910		Spe	cification of	f P910 pin	operation n	node	
	0	I/O port						
	1	A10/SIA1	I/O					
	PMC99		Spe	ecification c	of P99 pin c	peration m	ode	
	0	I/O port						
	1	A9/SCK01	I/O					
	PMC98		Spe	ecification o	of P98 pin o	peration m	ode	
	0	I/O port						
	1	A8/SO01	output					

(1/2)

(2/2)

DM007	
PMC97	Specification of P97 pin operation mode
0	I/O port
1	A7/SI01 I/O
PMC96	Specification of P96 pin operation mode
0	I/O port/TI51
1	A6/TO51 output
PMC95	Specification of P95 pin operation mode
0	I/O port
1	A5/TI031 I/O
PMC94	Specification of P94 pin operation mode
0	I/O port/TI030 input
1	A4/TO03 output
PMC93	Specification of P93 pin operation mode
0	I/O port
1	A3/TI021 I/O
PMC92	Specification of P92 pin operation mode
0	I/O port/TI020 input
1	A2/TO02 output
PMC91	Specification of P91 pin operation mode
<u> </u>	I/O port/KR7 input
0	" • point a mpar
1	A1/RXD1 I/O
-	
1	A1/RXD1 I/O

(d) Port 9 function register H (PF9H)

This is an 8-bit register that specifies normal output/N-ch open-drain output. This register can be read/written in 8-bit or 1-bit units.

(i)	V850ES/KF1									
	After Re	set: 00H	R/W	Address: I	FFFFFC73F	ł				
		7	6	5	4	3	2	1	0	
	PF9H	0	0	0	0	0	0	PF99	PF98	
			1							
		PF9n	0	Control of n	iormal outpu	it/N-ch ope	n-drain ou	tput (n = 0,	1)	
		0	Normal o	utput						
		1	N-ch ope	n-drain out	tput					
(ii)	V850ES/KG1, V850)ES/KJ1								
	After Re	set: 00H	R/W	Address: I	FFFFFC73F	ł				
		7	6	5	4	3	2	1	0	
	PF9H	0	0	0	PF912	PF911	0	PF99	PF98	
			1							
		PF9n	Cor	ntrol of nor	mal output/l	N-ch open-o	drain outpu	ut (n = 0, 1,	4, 5)	
		0	Normal o	utput						
		1	N-ch ope	n-drain out	tput					
	Cautio	funct Be s outpo	ion pins, ure to se ut.	set in th et the po	e followin	g sequen o 1 befo	ice. ore settir	ng the pi	n to N-ch	ut alternate- n open-drain

(e) Port 9 function control register (PFC9)

This is a 16-bit register that specifies control mode 1/control mode 2.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PFC9 register are used as the PFC9H register and as the PFC9L register, respectively, these registers can be read/written in 8-bit or 1-bit units.

- Cautions 1. When used as the A0 to A15 pins, perform 16-bit setting of PFC9 register = 0000H at one time (only for V850ES/KG1, V850ES/KJ1).
 - 2. When the control mode is set by the PMC9n bit of the PMC9 register with the PFC9n bit of the PFC9 register maintaining the initial value (0), output becomes undefined. Therefore, to set control mode 2 of port 9, set the PFC9n bit to 1 first and then set the PMC9n bit to 1 (n = 0, 1, 6 to 9, 13 to 15) (V850ES/KF1 only).

After R	eset: 0000H	R/W	Address:	FFFFF47	2H (PFC9,	PFC9L),	FFFFF473H	I (PFC9H)
	15	14	13	12	11	10	9	8
PFC9 (PFC9H ^{Note})	PFC910	PFC910	PFC910	0	0	0	PFC99	PFC98
	7	6	5	4	3	2	1	0
(PFC9L)	PFC97	PFC96	0	0	0	0	PFC91	PFC90
	PFC915	S	pecification	of P915 p	in operatio	n mode in	o control mo	de
	1	INTP6 inp	ut					
	PFC914	s	pecification	of P914 p	in operatio	n mode in	o control mo	de
	1	INTP5 inp						
	PFC913	9	necification	of PQ13 n	in operatio	n mode in	o control mo	de
	1	INTP4 inp				in mode in	r control mo	
				{ D00 -=				
	PFC99 1	SCK01 I/C	-	1 of P99 pi	n operation	n mode in	control moc	le
	PFC98		·	n of P98 pi	n operatior	n mode in	control mod	le
	1	SO01 out	put					
	PFC97	ę	Specificatior	n of P97 pi	n operatior	n mode in	control mod	le
	1	SI01 input	t					
	PFC96	5	Specificatior	n of P96 pi	n operation	n mode in	control mod	le
	1	TO51 out	out					
	PFC91	5	Specification	n of P91 pi	n operatio	n mode in	control mod	le
	1	RXD1 inp	ut					
	PFC90	ç	Specification	n of P90 ni	n operation	n mode in	control mod	le
	1	TXD1 out						

After F	leset: 0000H	R/W	Address	: FFFFF47	2H (PFC9,	PFC9L), F	FFFF473H	I (PFC9H)
	15	14	13	12	11	10	9	8
PFC9 (PFC9H ^{Note})	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98
	7	6	5	4	3	2	1	0
(PFC9L)	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC90
	PFC915 0			n of P915 p	in operatio	on mode in	control mo	de
	1	A15 outpu INTP6 inp						
	PFC914	-		o of P014 p	in operatio	n modo in	oontrol mo	da
	0	A14 outpu	-	101 F 914 p	in operatio	on mode in		ue
	1	INTP5 inp						
	PFC913	S	pecification	n of P913 p	in operatic	on mode in	control mo	de
	0	A13 outpu	ıt					
	1	INTP4 inp	out					
	PFC912	S	pecification	n of P912 p	in operatic	on mode in	control mo	de
	0	A12 outp	ut					
	1	SCKA1 I/0	C					
	PFC911	S	pecification	n of P911 p	in operatic	on mode in	control mo	de
	0	A11 outpu	ıt					
	1	SOA1 out	put					
	PFC910	S	pecification	n of P910 p	in operatic	on mode in	control mo	de
	0	A10 outpu	ıt					
	1	SIA1 inpu	t					
	PFC99	ç	Specificatio	n of P99 pi	n operatio	n mode in c	ontrol mod	le
	0	A9 output						
	1	SCK01 I/0	2					
	PFC98	5	Specificatio	n of P98 pi	n operatio	n mode in c	ontrol mod	le
	0	A8 output						
	1	SO01 out	put					

PFC97	Specification of P97 pin operation mode in control mode
0	A7 output
1	SI01 input
PFC96	Specification of P96 pin operation mode in control mode
0	A6 output
1	TO51 output
PFC95	Specification of P95 pin operation mode in control mode
0	A5 output
1	TI031 input
PFC94	Specification of P94 pin operation mode in control mode
0	A4 output
1	TO03 output
PFC93	Specification of P93 pin operation mode in control mode
0	A3 output
1	TI021 input
PFC92	Specification of P92 pin operation mode in control mode
0	A2 output
1	TO02 output
PFC91	Specification of P91 pin operation mode in control mode
0	A1 output
1	RXD1 input
PFC90	Specification of P90 pin operation mode in control mode
0	A0 output
1	TXD1 output

(2/2)

(f) Pull-up resistor option register 9 (PU9)

This is a 16-bit register that specifies the connection of an on-chip pull-up resistor. This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PU9 register are used as the PU9H register and as the PU9L register, respectively, these registers can be read/written in 8-bit or 1-bit units.

After R	eset: 0000H	I R/W	Address: F	FFFFC52	H (PU9, Pl	J9L), FFFF	FC53H (Pl	J9H)
	15	14	13	12	11	10	9	8
PU9 (PU9H ^{Note})	PU915	PU914	PU913	0	0	0	PU99	PU98
	7	6	5	4	3	2	1	0
(PU9L)	PU97	PU96	0	0	0	0	PU91	PU90
	PU9n	Control	of on-chip p	oull-up resi	stor conne	ction $(n = 0)$	1 6 to 9	13 to 15)
		00					, .,,	
	0	Not conne	ected					
V850ES/KJ1 After R	0 1 eset: 0000F	Not conne Connecte	d	: FFFFC5	-2H (PU9, I	PU9L), FFF	- FFC53H (I	PU9H)
	1	Connecte	d	: FFFFC5 12	2H (PU9, I 11	PU9L), FFF 10	FFC53H (9	PU9H) 8
	1 eset: 0000H	Connecte	d Address					
After F	1 eset: 0000H	Connecte I R/W 14	d Address 13	12	11	10	9	8
After F	1 eset: 0000H 15 PU915	Connecter R/W 14 PU914	d Address 13 PU913	12 PU912	11 PU911	10 PU910	9 PU99	8 PU98
After F PU9 (PU9H ^{Note})	1 eset: 0000H 15 PU915 7 PU97	Connecte 8 R/W 14 PU914 6 PU96	d Address 13 PU913 5 PU95	12 PU912 4 PU94	11 PU911 3 PU93	10 PU910 2 PU92	9 PU99 1 PU91	8 PU98 0 PU90
After F PU9 (PU9H ^{Note})	1 eset: 0000H 15 PU915 7	Connecte 8 R/W 14 PU914 6 PU96	d Address 13 PU913 5 PU95 ontrol of or	12 PU912 4 PU94	11 PU911 3 PU93	10 PU910 2 PU92	9 PU99 1 PU91	8 PU98 0 PU90

(g) External interrupt falling edge specification register 9H (INTF9H)

This is an 8-bit register that specifies the falling edge as the detection edge for the external interrupt pin. This register can be read/written in 8-bit or 1-bit units.

Caution When switching from the external interrupt function (alternate function) to the port function, edge detection may be performed. Therefore, set the port mode after setting INTF9n bit = INTR9n bit = 0.

(i) V850ES/KF1, V850E After Be			J1 Address: Fl	FFFC13H	I			
INTF9H	7	6 INTF914	5	4	3 0	2	1 0	0 0
Remark For	specificati	on of the	valid edge	e, refer to	Table 4-1	7.		

(h) External interrupt rising edge specification register 9H (INTR9H)

This is an 8-bit register that specifies the rising edge as the detection edge for the external interrupt pin. This register can be read/written in 8-bit or 1-bit units.

Caution When switching from the external interrupt function (alternate function) to the port function, edge detection may be performed. Therefore, set the port mode after setting INTF9n bit = INTR9n bit = 0.

(i) V850ES/KF1, V850ES/KG1, V850ES/KJ1								
After Reset: 00H R/W Address: FFFFFC33H								
	7	6	5	4	3	2	1	0
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0
Remark For specification of the valid edge, refer to Table 4-17 .								

Table 4-17. Valid Edge Specification

INTF9n	INTR9n	Specification of valid edge (n = 13 to 15)	
0	0	No edge detection	
0	1	Rising edge	
1	0	Falling edge	
1	1	Both edges	

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

(3) Block diagram (port 9)




Figure 4-25. Block Diagram of P90, P92, P94, and P96







Figure 4-26. Block Diagram of P91













Figure 4-29. Block Diagram of P99 and P912





4.3.10 Port CD

Port CD can control input/output in 1-bit units.

The number of I/O port pins for port CD differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	-
V850ES/KG1	-
V850ES/KJ1	4-bit I/O port

(1) Port CD functions (V850ES/KJ1)

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port CD register (PCD).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port CD mode register (PMCD).

Port CD does not have alternate-function pins.

Table 4-18. Alternate-Function Pins of Port CD (V850ES/KJ1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port CD	PCD0	-	I/O	No	_
	PCD1	_			
	PCD2	-			
	PCD3	-			

(a) Port CD register (PCD)

The port CD register (PCD) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

(i)	V850ES/KJ1									
After Reset: Undefined R/W Address: FFFFF00EH										
		7	6	5	4	3	2	1	0	_
	PCD	0	0	0	0	PCD3	PCD2	PCD1	PCD0	
ĺ			1							1
		PCDn		Control of output data (in output mode) $(n = 0 \text{ to } 3)$						
		0	Output 0							
		1	Output 1]
	Remark In input mode: In output mode:				vritten to e on the i ead, port	nput pins. CD (PCD	a written	to PCD is	s written. value. Wh	This has no

(b) Port CD mode register (PMCD)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KJ1										
A	After Reset: FFH R/W Address: FFFFF02EH									
		7	6	5	4	3	2	1	0	
PM	NCD	1	1	1	1	PMCD3	PMCD2	PMCD1	PMCD0	
		PMCDn			Control of	I/O mode ((n = 0 to 3)			
		0	Output m	ode						
		1	Input mod	de						
	L		1							

(3) Block diagram (Port CD)




Figure 4-31. Block Diagram of PCD0 to PCD3

4.3.11 Port CM

Port CM can control input/output in 1-bit units.

The number of I/O port pins for port CM differs according to the product.

Product	I/O Port Pin Count					
V850ES/KF1	4-bit I/O port					
V850ES/KG1	4-bit I/O port					
V850ES/KJ1	6-bit I/O port					

(1) Port CM functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port CM register (PCM).
- O Port input/output can be specified in 1-bit units.
 Specification is made by the port CM mode register (PMCM).
- Port mode/control mode (alternate functions) can be specified 1-bit units.
 Specification is made by the port CM mode control register (PMCCM).

Port CM includes the following alternate functions.

Table 4-19. Alternate-Function Pins of Port CM (V850ES/KF1, V850ES/KG1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port CM	PCM0	WAIT	I/O	No	-
	PCM1	CLKOUT			
	PCM2	HLDAK			
	PCM3	HLDQR			

Note Software pull-up function

Table 4-20. Alternate-Function Pins of Port CM (V850ES/KJ1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port CM	PCM0	WAIT	I/O	No	-
	PCM1	CLKOUT			
	PCM2	HLDAK			
	PCM3	HLDQR			
	PCM4	-			
	PCM5	_			

(a) Port CM register (PCM)

The port CM register (PCM) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/I	i) V850ES/KF1, v850ES/KG1										
	After Reset: Undefined R/W Address: FFFF00CH										
		7	6	5	4	3	2	1	0		
	PCM	0	0	0	0	PCM3	PCM2	PCM1	PCM0		
		PCMn		Control of output data (in output mode) (n = 0 to 3)							
		0	Output 0								
		1	Output 1								
(ii) V850ES/I	(ii) V850ES/KJ1 After Reset: Undefined R/W Address: FFFFF00CH										
		7	6	5	4	3	2	1	0		
	PCM	0	0	PCM5	PCM4	PCM3	PCM2	PCM1	PCM0		
		PCMn		Control o	of output da	ta (in outp	ut mode) (r	n = 0 to 5)			
		0	Output 0								
		1	Output 1								
	Rema	rk In inp In out		When w influenc When re	vritten to, e on the i ead, port	the data nput pins. CM (PCM	a written t	to PCM is	value. Wh	This has no nen written to, s immediately	

(b) Port CM mode register (PMCM)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

(i)	V850ES/KF1, V850	ES/KG1								
	After Re	set: FFH	R/W	Address: F	FFFF02CH	4				
		7	6	5	4	3	2	1	0	
	PMCM	1	1	1	1	PMCM3	PMCM2	PMCM1	PMCM0	
		PMCMn			Control of	I/O mode	(n = 0 to 3)			
		0	Output m	put mode						
		1	Input mod	de						
(ii)	V850ES/KJ1 After Re	set: FFH	R/W	Address: F	FFFF02CH	1				
		7	6	5	4	3	2	1	0	
	PMCM	1	1	PMCM5	PMCM4	PMCM3	PMCM2	PMCM1	PMCM0	
		PMCMn			Control of	I/O mode	(n = 0 to 5)			
		0	Output m	iode						
		1	Input mod	de						

(c) Port CM mode control register (PMCCM)

This is an 8-bit register that specifies the port mode/control mode. This register can be read/written in 8-bit or 1-bit units.

) V850ES/KF1	, V850ES/KG1	I, V850ES	/KJ1							
A	After Reset: 00H R/W Address: FFFF04CH									
	7	6	5	4	3	2	1	0		
PMC	СМ 0	0	0	0	РМССМЗ	PMCCM2	PMCCM1	PMCCM0		
	PMCCM	3	Spec	ification of	PCM3 pin	operation r	node			
	0	I/O port								
	1	1 HLDQR input								
	PMCCM2	2	Spec	cification of	PCM2 pin	operation r	node			
	0	I/O port	O port							
	1	HLDAK o	utput							
	PMCCM ⁻	1	Spec	ification of	PCM1 pin	operation r	node			
	0	I/O port								
	1	CLKOUT	output							
	PMCCM	D	Spec	cification of	PCM0 pin	operation r	node			
	0	I/O port								
	1	WAIT inp	ut							

(3) Block diagram (Port CM)




Figure 4-32. Block Diagram of PCM0 and PCM3




Figure 4-33. Block Diagram of PCM1 and PCM2




Figure 4-34. Block Diagram of PCM4 and PCM5

4.3.12 Port CS

Port CS can control input/output in 1-bit units.

The number of I/O port pins for port CS differs according to the product.

Product	I/O Port Pin Count					
V850ES/KF1	2-bit I/O port					
V850ES/KG1	2-bit I/O port					
V850ES/KJ1	8-bit I/O port					

(1) Port CS functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port CS register (PCS).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port CS mode register (PMCS).
- Port mode/control mode (alternate functions) can be specified 1-bit units.
 Specification is made by the port CS mode control register (PMCCS).

Port CS includes the following alternate functions.

Table 4-21. Alternate-Function Pins of Port CS (V850ES/KF1, V850ES/KG1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port CS	PCS0	CSO	I/O	No	-
	PCS1	CS1			

Note Software pull-up function

Table 4-22.	Alternate-Function	Pins of Port	CS (V850ES/KJ1)
-------------	---------------------------	--------------	-----------------

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port CS	PCS0	CSO	I/O	No	-
	PCS1	CS1			
	PCS2	CS2			
	PCS3	CS3]		
	PCS4	-]		
	PCS5	-			
	PCS6	-]		
	PCS7	_			

(a) Port CS register (PCS)

The port CS register (PCS) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KF1, V85	0ES/KG1								
After Re	After Reset: Undefined R/W Address: FFFF008H								
	7	6	6 5 4 3 2 1 0						
PCS	0	0	0	0	0	0	PCS1	PCS0	
		1							ı
	PCSn		Control of output data (in output mode) (n = 0, 1)						
	0	Output 0							
	1	Output 1							
(III)									
(ii) V850ES/KJ1									
After Re	eset: Undef	ined R/V	V Addı	ress: FFFFI	F008H				
	7	6	5	4	3	2	1	0	
PCS	PCS7	PCS6	PCS5	PCS4	PCS3	PCS2	PCS1	PCS0	
	PCSn		Control o	of output da	ta (in outp	ut mode) (r	n = 0 to 7)		
	0	Output 0							
	1	Output 1							
Boma	wk In inn	ut modo:	When r	and part (roturno th	o ourropt	nin loval	
Rema	irk in inp	out mode:			. ,			pin level.	This has no
				When written to, the data written to PCS is written. This has no influence on the input pins.					
	In out	tout mode:			•		the PCS	value Wh	en written to
	in ou	iput mode.		When read, port CS (PCS) returns the PCS value. When written to, the value is written to PCS and the written value is immediately					
			output.						modulatory
			- 1						

(b) Port CS mode register (PMCS)

This is an 8-bit register that specifies the input mode/output mode. This register can be written in 8-bit or 1-bit units.

(i) V850ES/KF1, V850	ES/KG1							
After Re	After Reset: FFH R/W Address: FFFFF028H							
	7	6	5	4	3	2	1	0
PMCS	1	1	1	1	1	1	PMCS1	PMCS0
		1						
	PMCSn			Control o	f I/O mode	(n = 0, 1)		
	0	Output mo	utput mode					
	1	Input mod	put mode					
(ii) V850ES/KJ1 After Re	set: FFH		Address: F					
	7	6	5	4	3	2	1	0
PMCS	PMCS7	PMCS6	PMCS5	PMCS4	PMCS3	PMCS2	PMCS1	PMCS0
	PMCSn		Control of I/O mode (n = 0 to 7)					
		Output mode						
	0	Output mo	ode					
	0 1	Output mod						

(c) Port CS mode control register (PMCCS)

This is an 8-bit register that specifies the port mode/control mode. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KF1, V850	ES/KG1							
After Re	eset: 00H	R/W	Address: F	FFFF048H				
	7	6	5	4	3	2	1	0
PMCCS	0	0	0	0	0	0	PMCCS1	PMCCS0
	PMCCSn		Creation	tion of PCS		ation mode	(m 0 1)	
	0	I/O port	Specifica		n pin open	alion mode	e(n = 0, 1)	
	1	CSn outp	ut					
(ii) V850ES/KJ1 After Re	eset: 00H			FFFF048H				
PMCCS	7	6 0	5 0	4	3 PMCCS3	2 PMCCS2	1 PMCCS1	0 PMCCS0
T MOOD	Ŭ	0		Ŭ	1 1100000	INCOOL	1 110001	1 110000
	PMCCSn		Specificat	ion of PCSr	n pin opera	tion mode	(n = 0 to 3)	
	0	I/O port						
	1	CSn outp	ut					

(3) Block diagram (port CS)




Figure 4-35. Block Diagram of PCS0 to PCS3




Figure 4-36. Block Diagram of PCS4 to PCS7

4.3.13 Port CT

Port CT can control input/output in 1-bit units.

The number of I/O port pins for port CT differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	4-bit I/O port
V850ES/KG1	4-bit I/O port
V850ES/KJ1	8-bit I/O port

(1) Port CT functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port CT register (PCT).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port CT mode register (PMCT).
- Port mode/control mode (alternate functions) can be specified 1-bit units.
 Specification is made by the port CT mode control register (PMCCT).

Port CT includes the following alternate functions.

Table 4-23. Alternate-Function Pins of Port CT (V850ES/KF1, V850ES/KG1)

Pin Na	me	Alternate Function		PULL ^{Note}	Remark
Port CT	PCT0	WR0	I/O	No	-
	PCT1	WR1			
	PCT4	RD			
	PCT6	ASTB			

Note Software pull-up function

Table 4-24. Alternate-Function Pins of Port CT (V850ES/KJ1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port CT	PCT0	WR0	I/O	No	_
	PCT1	WR1]		
	PCT2	-]		
	PCT3	-			
	PCT4	RD]		
	PCT5	-			
	PCT6	ASTB]		
	PCT7	-			

(a) Port CT register (PCT)

The port CT register (PCT) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/	KF1, V85	0ES/KG1								
	After Re	eset: Undef	ined R/V	V Addr	ess: FFFF	F00AH				
		7	6	5	4	3	2	1	0	
	PCT	0	PCT6	0	PCT4	0	0	PCT1	PCT0	
										1
		PCTn		Control of output data (in output mode) (n = 0, 1, 4, 6)						
		0	Output 0							
		1	Output 1	put 1						
(ii) V850ES/KJ1										
	After Re	eset: Undef	ined R/V	V Addr	ess: FFFF	F00AH				
		7	6	5	4	3	2	1	0	L
	PCT	PCT7	PCT6	PCT5	PCT4	PCT3	PCT2	PCT1	PCT0	
		r								
		PCTn		Control o	of output da	ta (in outpi	ut mode) (r	n = 0 to 7)		
		0	Output 0							
		1	Output 1							
	Rema		out mode: tput mode:	When winfluenc When re	e on the ine and the ine	the data nput pins. CT (PCT)	a written) returns i	to PCT is	s written. value. Wh	This has no en written to, immediately

(b) Port CT mode register (PMCT)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KF1, V850	ES/KG1								
After Re	set: FFH	R/W Address: FFFFF02AH							
	7	6	5	4	3	2	1	0	
PMCT	1	PMCT6	1	PMCT4	1	1	PMCT1	PMCT0	
	PMCTn		Control of I/O mode (n = 0, 1, 4, 6)						
	0	Output mo	utput mode						
	1	Input mod	put mode						
(ii) V850ES/KJ1 After Re	set: FFH	R/W	Address: F	FFF02AF	I				
	7	6	5	4	3	2	1	0	
PMCT	PMCT7	PMCT6	PMCT5	PMCT4	PMCT3	PMCT2	PMCT1	PMCT0	
	PMCTn		Control of I/O mode (n = 0 to 7)						
	0	Output mo	ode						
	1	Input mod							

(c) Port CT mode control register (PMCCT)

This is an 8-bit register that specifies the port mode/control mode. This register can be read/written in 8-bit or 1-bit units.

V850ES/KF1, V85	0ES/KG1	, V850ES/K	(J1					
) V850ES/KF1, V85 After Re	set: 00H	R/W Ad	dress: F	FFFF04AH				
	7	6	5	4	3	2	1	0
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	РМССТ0
	PMCCT6		Spe	ecification of	PCT6 pin	operation	mode	
	0	I/O port						
	1	ASTB output	ıt					
	PMCCT4		Specification of PCT4 pin operation mode					
	0	I/O port						
	1	RD output						
	PMCCT1		Spe	ecification of	PCT1 pin	operation	mode	
	0	I/O port						
	1	WR1 output						
	PMCCT0		Spe	ecification of	PCT0 pin	operation	mode	
	0	I/O port						
	1	WR0 output						

(3) Block diagram (port CT)




Figure 4-37. Block Diagram of PCT0, PCT1, PCT4, and PCT6




Figure 4-38. Block Diagram of PCT2, PCT3, PCT5, and PCT7

4.3.14 Port DH

Port DH can control input/output in 1-bit units.

The number of I/O port pins for port DH differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	-
V850ES/KG1	6-bit I/O port
V850ES/KJ1	8-bit I/O port

(1) Port DH functions (V850ES/KG1, V850ES/KJ1)

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port DH register (PDH).
- Port input/output can be specified in 1-bit units.
 Specification is made by the port DH mode register (PMDH).
- O Port mode/control mode (alternate functions) can be specified 1-bit units.
 Specification is made by the port DH mode control register (PMCDH).

Port DH includes the following alternate functions.

Table 4-25. Alternate-Function Pins of Port DH (V850ES/KG1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port DH	PDH0	A16	I/O	No	-
	PDH1	A17			
	PDH2	A18			
	PDH3	A19			
	PDH4	A20			
	PDH5	A21			

Note Software pull-up function

Table 4-26. Alternate-Function Pins of Port DH (V850ES/KJ1)

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port DH	PDH0	A16	I/O	No	-
	PDH1	A17			
	PDH2	A18			
	PDH3	A19			
	PDH4	A20			
	PDH5	A21			
	PDH6	A22			
	PDH7	A23			

(a) Port DH register (PDH)

The port DH register (PDH) is an 8-bit register that controls pin level read and output level write. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/ł	(G1											
	After Reset: Undefined R/W Address: FFFFF006H											
		7	6	5	4	3	2	1	0			
	PDH	0	0	PDH5	PDH4	PDH3	PDH2	PDH1	PDH0			
		PDHn Control of output data (in output mode) (n = 0 to 5)										
		0	Output 0									
	1 Output 1											
(ii) V850ES/ł	KJ1											
	After Re	eset: Undef	ined R/\	V Addr	ess: FFFFI	=006H						
		7	6	5	4	3	2	1	0			
	PDH	PDH7	PDH6	PDH5	PDH4	PDH3	PDH2	PDH1	PDH0			
			1									
		PDHn		Control c	of output da	ta (in outp	ut mode) (r	n = 0 to 7)				
		0	Output 0									
		1	Output 1									
	Rema		ut mode: tput mode:	When w influenc When re	vritten to, e on the ii ead, port	the data nput pins. DH (PDH	a written	to PDH is	value. Wh	This has no en written to, immediately		

(b) Port DH mode register (PMDH)

This is an 8-bit register that specifies the input mode/output mode. This register can be read/written in 8-bit or 1-bit units.

(i) V850ES/KG1											
After	After Reset: FFH R/W Address: FFFF026H										
	7	6	5	4	3	2	1	0			
PMDH	1 1	1	PMDH5	PMDH4	PMDH3	PMDH2	PMDH1	PMDH0			
	PMDHn		Control of I/O mode (n = 0 to 5)								
	0	Output me	ode								
	1	Input mod	le								
(ii) V850ES/KJ1 After	Reset: FFH	R/W 6	Address: F	FFFF026F 4	1	2	1	0			
PMDH	I PMDH7	PMDH6	PMDH5	PMDH4	PMDH3	PMDH2	PMDH1	PMDH0			
		I	1	I		1					
	PMDHn		Control of I/O mode (n = 0 to 7)								
			Dutput mode								
	0	Output m	ode								
		Output mo									

(c) Port DH mode control register (PMCDH)

This is an 8-bit register that specifies the port mode/control mode. This register can be read/written in 8-bit or 1-bit units.

(i) V850	DES/KG1									
	After Re	eset: 00H	R/W	Address: F	FFFF046F	I				
		7	6	5	4	3	2	1	0	
	PMCDH	0	0	PMCDH5	PMCDH4	PMCDH3	PMCDH2	PMCDH1	PMCDH0	
		PMCDHn		Specificat	ion of PDH	n pin opera	ation mode	(n = 0 to 5))	
		0	I/O port							
		1	Am outpu	it (address	bus output)	(m = 16 to	o 21)			
(ii) V850				ng the po ention to Address: F	the opera	tion of th	-		-	or each bit,
		7	6	5	4	3	2	1	0	
	PMCDH	PMCDH7	PMCDH6	PMCDH5	PMCDH4	PMCDH3	PMCDH2	PMCDH1	PMCDH0	
			I							
		PMCDHn		Specificat	ion of PDH	n pin opera	ation mode	(n = 0 to 7))	
		0	I/O port							
		1	Am outpu	it (address	bus output)	(m = 16 to	o 23)			
	Cautio			ng the po ention to			-		-	or each bit,

(3) Block diagram (Port DH)




Figure 4-39. Block Diagram of PDH0 to PDH7

4.3.15 Port DL

Port DL can control input/output in 1-bit units.

The number of I/O port pins for port 1 differs according to the product.

Product	I/O Port Pin Count
V850ES/KF1	16-bit I/O port
V850ES/KG1	16-bit I/O port
V850ES/KJ1	16-bit I/O port

(1) Port DL functions

- Port input/output data can be specified in 1-bit units.
 Specification is made by the port DL register (PDL).
- O Port input/output can be specified in 1-bit units.
 Specification is made by the port DL mode register (PMDL).
- O Port mode/control mode (alternate function) can be specified in 1-bit units.
 Specification is made by the port DL mode control register (PMCDL).

Port DL includes the following alternate functions.

Pin Na	me	Alternate Function	I/O	PULL ^{Note}	Remark
Port DL	PDL0	AD0	I/O	No	-
	PDL1	AD1			
	PDL2	AD2			
	PDL3	AD3			
	PDL4	AD4			
	PDL5	AD5			
	PDL6	AD6			
	PDL7	AD7			
	PDL8	AD8			
	PDLDL	AD9			
	PDL10	AD10			
	PDL11	AD11			
	PDL12	AD12			
	PDL13	AD13]		
	PDL14	AD14]		
	PDL15	AD15			

Table 4-27. Alternate-Function Pins of Port DL

(a) Port DL register (PDL)

The port DL register (PDL) is an 16-bit register that controls pin level read and output level write. This register can be read/written in 16-bit units only. However, when the higher 8 bits and the lower 8 bits of the PDL register are used as the PDLH register and as the PDLL register, respectively, these registers can be read/written in 8-bit or 1-bit units.

After Reset: Undefined R/W Address: FFFFF004H (PDL, PDLL), FFFFF005H (PDLH)											
	15	14	13	12	11	10	9	8			
PDL (PDLH ^{Note})	PDL15	PDL14	PDL13	PDL12	PDL11	PDL10	PDL9	PDL8			
	7	6	5	4	3	2	1	0			
(PDLL)	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0			
	PDLn Control of output data (in output mode) (n = 0 to 15)										
	0	Outputs ()								
	1	Outputs ⁻	s1								
	Note When reading from or writing to bits 8 to 15 of the PDL register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PDLH register.										
	Remark In input mode: In output mode:			 When read, port DL (PDL) returns the current pin level. When written to, the data written to PDL is written. This has no influence on the input pins. When read, port DL (PDL) returns the PDL value. When written to, 							
	the value is written to PDL and the written value is imme output.										

(b) Port DL mode register (PMDL)

This is a 16-bit register that specifies the input mode/output mode.

This register can be read/written in 16-bit units only. However, when the higher 8 bits and the lower 8 bits of the PMDL register are used as the PMDLH register and as the PMDLL register, respectively, these registers can be read/written in 8-bit or 1-bit units.

	15	14	13	12	11	10	9	8	
PMDL (PMDLH ^{Note})	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8	
	7	6	5	4	3	2	1	0	
(PMDLL)	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0	
	PMDLn			Control of	I/O mode (I	n = 0 to 15))		
	0	Output mode							
	1	Input mod	е						

(c) Port DL mode control register (PMCDL)

This is a 16-bit register that specifies the port mode/control mode.

This register can be read/written in 16-bit units only.

However, when the higher 8 bits and the lower 8 bits of the PMCDL register are used as the PMCDLH register and as the PMCDLL register, respectively, these registers can be read/written in 8-bit or 1-bit units.

ICDL (PMCDLH ^{Note}) PMCDL15 PMCDL14 PMCDL13 PMCDL12 PMCDL11 PMCDL10 PMCDL9 PMCDL8 (PMCDLL) 7 6 5 4 3 2 1 0 (PMCDL1) PMCDL7 PMCDL6 PMCDL5 PMCDL4 PMCDL3 PMCDL2 PMCDL1 PMCDL0 PMCDLn Specification of PDLn pin operation mode (n = 0 to 15) 0 I/O port 1 ADn I/O (address/data bus I/O) Vote When reading from or writing to bits 8 to 15 of the PMCDL register in 8-bit or 1-bit		15	14	13	12	11	10	9	8
(PMCDL1) PMCDL6 PMCDL5 PMCDL4 PMCDL3 PMCDL2 PMCDL1 PMCDL0 PMCDLn Specification of PDLn pin operation mode (n = 0 to 15) 0 I/O port 1 ADn I/O (address/data bus I/O)	MCDL (PMCDLH ^{Note})	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8
PMCDLn Specification of PDLn pin operation mode (n = 0 to 15) 0 I/O port 1 ADn I/O (address/data bus I/O)		7	6	5	4	3	2	1	0
0 I/O port 1 ADn I/O (address/data bus I/O)	(PMCDLL)	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0
0 I/O port 1 ADn I/O (address/data bus I/O)									
1 ADn I/O (address/data bus I/O)		PMCDLn		Specificati	on of PDLn	pin operat	ion mode (n = 0 to 15)
		0 I/O port							
Note When reading from or writing to bits 8 to 15 of the PMCDL register in 8-bit or 1-b		1	ADn I/O (a	address/da	ta bus I/O)				
5 5 5	0 I/O port 1 ADn I/O (address/data bus I/O)								
		cify these b	oits as bits	3 0 to 7 of	the PMCI	DLH regis	ter.		

(3) Block diagram (Port DL)




Figure 4-40. Block Diagram of PDL0 to PDL15

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P00	ТОН0	Output	P00 = Setting not required	PM00 = Setting not required	PMC00 = 1	_	_
P01	TOH1	Output	P01 = Setting not required	PM01 = Setting not required	PMC01 = 1	-	_
P02	NMI	Input	P02 = Setting not required	PM02 = Setting not required	PMC02 = 1	-	INTR02 (INTR0), INTF02 (INTF0)
P03	INTP0	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	INTR03 (INTR0), INTF03 (INTF0)
P04	INTP1	Input	P04 = Setting not required	PM04 = Setting not required	PMC04 = 1	_	INTR04 (INTR0), INTF04 (INTF0)
P05	INTP2	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = 1	-	INTR05 (INTR0) ,INTF05 (INTF0)
P06	INTP3	Input	P06 = Setting not required	PM06 = Setting not required	PMC06 = 1	-	INTR06 (INTR0), INTF06 (INTF0)
P10	ANO0	Output	P10 = Setting not required	PM10 = 1 ^{Note 1}	-	-	_
P11	ANO1	Output	P11 = Setting not required	$PM11 = 1^{Note 1}$	-	-	_
P30	TXD0	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	-	-
P31	RXD0	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	-	_
P32	ASCK0	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	-	-
P33	TI000	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	_
	ТО00	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	_
P34	TI001	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	-	-
P35	TI010	Input	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 0	_
	TO01	Output	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 1	-
P38	SDA0 ^{Note 2}	I/O	P38 = Setting not required	PM38 = Setting not required	PMC38 = 1	_	PF38 (PF3) = 1
P39	SCL0 ^{Note 2}	I/O	P39 = Setting not required	PM39 = Setting not required	PMC39 = 1	_	PF39 (PF3) = 1
P40	SI00	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	_	-
P41	SO00	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	_	PF41 (PF4) = Don't care
P42	SCK00	I/O	P42 = Setting not required	PM42 = Setting not required	PMC42 = 1	_	PF42 (PF4) = Don't care

CHAPTER 4 PORT FUNCTIONS

Table 4-28. Settings When Port Pins Are Used for Alternate Functions (1/7)

Notes 1. When setting the ANO0 and ANO1 pins, set PM1 register = FFH at one time.

2. Only for products with an I²C bus

Pin Name	Alternat	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O		J J	PMCn Register	PFCn Register	
P50	TI011	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 0	-
	RTP00	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 1	_
	KR0	Input	P50 = Setting not required	PM50 = 1	PMC50 = 0	PFC50 = 0	KRM0 (KRM) = 1
P51	TI50	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 0	_
	RTP01	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 1	_
	KR1	Input	P51 = Setting not required	PM51 = 1	PMC51 = 0	PFC51 = 0	KRM1 (KRM) = 1
P52	TO50	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 0	_
	RTP02	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 1	_
	KR2	Input	P52 = Setting not required	PM52 = 1	PMC52 = 0	PFC52 = 0	KRM2 (KRM) = 1
P53	SIA0	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 0	_
	RTP03	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 1	_
	KR3	Input	P53 = Setting not required	PM53 = 1	PMC53 = 0	PFC53 = 0	KRM3 (KRM) = 1
P54	SOA0	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 0	PF54 (PF5) = Don't care
	RTP04	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 1	PF54 (PF5) = 0
	KR4	Input	P54 = Setting not required	PM54 = 1	PMC54 = 0	PFC54 = 0	PF54 (PF5) = 0, KRM4 (KRM) = 1
P55	SCKA0	I/O	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 0	PF55 (PF5) = Don't care
	RTP05	Output	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 1	PF55 (PF5) = 0
	KR5	Input	P55 = Setting not required	PM55 = 1	PMC55 = 0	PFC55 = 0	PF55 (PF5) = 0, KRM5 (KRM) = 1

User's Manual U15862EJ3V0UD

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P60	RTP10	Output	P60 = Setting not required	PM60 = Setting not required	PMC60 = 1	_	_
P61	RTP11	Output	P61 = Setting not required	PM61 = Setting not required	PMC61 = 1	-	_
P62	RTP12	Output	P62 = Setting not required	PM62 = Setting not required	PMC62 = 1	-	_
P63	RTP13	Output	P63 = Setting not required	PM63 = Setting not required	PMC63 = 1	_	-
P64	RTP14	Output	P64 = Setting not required	PM64 = Setting not required	PMC64 = 1	-	-
P65	RTP15	Output	P65 = Setting not required	PM65 = Setting not required	PMC65 = 1	_	-
P66	SI02	Input	P66 = Setting not required	PM66 = Setting not required	PMC66 = 1	-	-
P67	SO02	Output	P67 = Setting not required	PM67 = Setting not required	PMC67 = 1	_	PF67 (PF6) = Don't care
P68	SCK02	I/O	P68 = Setting not required	PM68 = Setting not required	PMC68 = 1	-	PF68 (PF6) = Don't care
P69	TI040	Input	P69 = Setting not required	PM69 = Setting not required	PMC69 = 1	-	-
P610	TI041	Input	P610 = Setting not required	PM610 = Setting not required	PMC610 = 1	-	-
P611	TO04	Output	P611 = Setting not required	PM611 = Setting not required	PMC611 = 1	-	-
P612	TI050	Input	P612 = Setting not required	PM612 = Setting not required	PMC612 = 1	-	-
P613	TI051	Input	P613 = Setting not required	PM613 = Setting not required	PMC613 = 1	PFC613 = 0	-
	TO05	Output	P613 = Setting not required	PM613 = Setting not required	PMC613 = 1	PFC613 = 1	_

Table 4-28. Settings When Port Pins Are Used for Alternate Functions (3/7)

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O	, č		PMCn Register	PFCn Register	
P70	ANI0	Input	P70 = Setting not required	-	-	-	-
P71	ANI1	Input	P71 = Setting not required	-	_	-	-
P72	ANI2	Input	P72 = Setting not required	-	_	-	-
P73	ANI3	Input	P73 = Setting not required	-	-	-	_
P74	ANI4	Input	P74 = Setting not required	-	_	-	_
P75	ANI5	Input	P75 = Setting not required	-	-	-	_
P76	ANI6	Input	P76 = Setting not required	-	_	-	_
P77	ANI7	Input	P77 = Setting not required	-	-	-	_
P78	ANI8	Input	P78 = Setting not required	-	_	-	_
P79	ANI9	Input	P79 = Setting not required	_	_	_	_
P710	ANI10	Input	P710 = Setting not required	-	_	-	-
P711	ANI11	Input	P711 = Setting not required	_	_	-	-
P712	ANI12	Input	P712 = Setting not required	_	_	_	_
P713	ANI13	Input	P713 = Setting not required	_	_	-	_
P714	ANI14	Input	P714 = Setting not required	_	_	_	_
P715	ANI15	Input	P715 = Setting not required	-	_	_	_
P80	RXD2	Input	P80 = Setting not required	PM80 = Setting not required	PMC80 = 1	PFC80 = 0	PF80 (PF8) = 0
	SDA1 ^{Note 1}	I/O	P80 = Setting not required	PM80 = Setting not required	PMC80 = 1	PFC80 = 1	PF80 (PF8) = 1
P81	TXD2	Output	P81 = Setting not required	PM81 = Setting not required	PMC81 = 1	PFC81 = 0	PF80 (PF8) = 0
	SCL1 ^{Note 1}	I/O	P81 = Setting not required	PM81 = Setting not required	PMC81 = 1	PFC81 = 1	PF81 (PF8) = 1

Table 4-28. Settings When Port Pins Are Used for Alternate Functions (4/7)

Note Only for the μ PD703216Y, 703217Y, and 70F3217Y

User's Manual U15862EJ3V0UD

Pin Name	Alternat	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P90	A0	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 0	Note
	TXD1	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 1	-
	KR6	Input	P90 = Setting not required	PM90 = 1	PMC90 = 0	PFC90 = 0	KRM6 (KRM) = 1
P91	A1	Output	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 0	Note
	RXD1	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 1	_
	KR7	Input	P91 = Setting not required	PM91 = 1	PMC91 = 0	PFC91 = 0	KRM7 (KRM) = 1
P92	A2	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 0	Note
	TI020	Input	P92 = Setting not required	PM92 = Setting not required	PMC92 = 0	PFC92 = 0	_
	TO02	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 1	_
P93	A3	Output	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 0	Note
	TI021	Input	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 1	_
P94	A4	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 0	Note
	TI030	Input	P94 = Setting not required	PM94 = 1	PMC94 = 0	PFC94 = 0	_
	TO03	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 1	_
P95	A5	Output	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 0	Note
	TI031	Input	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 1	_
P96	A6	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 0	Note
	TI51	Input	P96 = Setting not required	PM96 = 1	PMC96 = 0	PFC96 = 0	_
	TO51	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 1	_
P97	A7	Output	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 0	Note
	SI01	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 1	
P98	A8	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 0	Note , PF98 (PF9) = 0
	SO01	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 1	PF98 (PF9) = Don't care
P99	A9	Output	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 0	Note , PF98 (PF9) = 0
	SCK01	I/O	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 1	PF98 (PF9) = Don't care

CHAPTER 4 PORT FUNCTIONS

Table 4-28. Settings When Port Pins Are Used for Alternate Functions (5/7)

Note When setting the A0 to A15 pins, perform 16-bit setting of PFC9 register = 0000H and PMC9 register = FFFFH at one time.

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P910	A10	Output	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 0	Note
	SIA1	Input	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 1	-
P911	A11	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 0	Note , PF911 (PF9) = 0
	SOA1	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 1	PF911 (PF9) = Don't care
P912	I2 A12 Outp		P912 = Setting not required	PM912 = Setting not required PMC912 = 1		PFC912 = 0	Note , PF912 (PF9) = 0
	SCKA1	I/O	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 1	PF912 (PF9) = Don't care
P913	A13	Output P913 = Setting not required PM		PM913 = Setting not required	PMC913 = 1	PFC913 = 0	Note
	INTP4	Input	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 1	INTR913 (INTR9), INTF913 (INTF9)
P914	A14	Output	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 0	Note
	INTP5	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 1	INTR914 (INTR9), INTF914 (INTF9)
P915	A15	Output	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 0	Note
	INTP6	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 1	INTR915 (INTR9), INTF915 (INTF9)
PCM0	WAIT	Input	PCM0 = Setting not required	PMCM0 = Setting not required	PMCCM0 = 1	-	-
PCM1	CLKOUT	Output	PCM1 = Setting not required	PMCM1 = Setting not required	PMCCM1 = 1	-	_
PCM2	HLDAK	Output	PCM2 = Setting not required	PMCM2 = Setting not required	PMCCM2 = 1	-	-
РСМЗ	HLDQR	Input	PCM3 = Setting not required	PMCM3 = Setting not required	PMCCM3 = 1	_	-
PCS0	CS0	Output	PCS0 = Setting not required	PMCS0 = Setting not required	PMCCS0 = 1	-	_
PCS1	CS1	Output	PCS1 = Setting not required	PMCS1 = Setting not required	PMCCS1 = 1	_	-
PCS2	CS2	Output	PCS2 = Setting not required	PMCS2 = Setting not required	PMCCS2 = 1	_	-
PCS3	CS3	Output	PCS3 = Setting not required	PMCS3 = Setting not required	PMCCS3 = 1	_	-
PCT0	WR0	Output	PCT0 = Setting not required	PMCT0 = Setting not required	PMCCT0 = 1	_	_
PCT1	WR1	Output	PCT1 = Setting not required	PMCT1 = Setting not required	PMCCT1 = 1	_	_
PCT4	RD	Output	PCT4 = Setting not required	PMCT4 = Setting not required	PMCCT4 = 1	_	-
PCT6	ASTB	Output	PCT6 = Setting not required	PMCT6 = Setting not required	PMCCT6 = 1	_	_

Table 4-28. Settings When Port Pins Are Used for Alternate Functions (6/7)

Note When setting the A0 to A15 pins, perform 16-bit setting of PFC9 register = 0000H and PMC9 register = FFFFH at one time.

User's Manual U15862EJ3V0UD

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
PDH0	A16	Output	PDH0 = Setting not required	PMDH0 = Setting not required	PMCDH0 = 1	_	_
PDH1	A17	Output	PDH1 = Setting not required	PMDH1 = Setting not required	PMCDH1 = 1	-	-
PDH2	A18	Output	PDH2 = Setting not required	PMDH2 = Setting not required	PMCDH2 = 1	_	_
PDH3	A19	Output	PDH3 = Setting not required	PMDH3 = Setting not required	PMCDH3 = 1	-	_
PDH4	A20	Output	PDH4 = Setting not required	PMDH4 = Setting not required	PMCDH4 = 1	-	-
PDH5	A21	Output	PDH5 = Setting not required	PMDH5 = Setting not required	PMCDH5 = 1	-	_
PDH6	A22	Output	PDH6 = Setting not required	PMDH6 = Setting not required	PMCDH6 = 1	-	-
PDH7	A23	Output	PDH7 = Setting not required	PMDH7 = Setting not required	PMCDH7 = 1	-	_
PDL0	AD0	I/O	PDL0 = Setting not required	PMDL0 = Setting not required	PMCDL0 = 1	-	_
PDL1	AD1	I/O	PDL1 = Setting not required	PMDL1 = Setting not required	PMCDL1 = 1	-	-
PDL2	AD2	I/O	PDL2 = Setting not required	PMDL2 = Setting not required	PMCDL2 = 1	_	_
PDL3	AD3	I/O	PDL3 = Setting not required	PMDL3 = Setting not required	PMCDL3 = 1	_	-
PDL4	AD4	I/O	PDL4 = Setting not required	PMDL4 = Setting not required	PMCDL4 = 1	_	_
PDL5	AD5	I/O	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = 1	_	_
PDL6	AD6	I/O	PDL6 = Setting not required	PMDL6 = Setting not required	PMCDL6 = 1	-	-
PDL7	AD7	I/O	PDL7 = Setting not required	PMDL7 = Setting not required	PMCDL7 = 1	_	_
PDL8	AD8	I/O	PDL8 = Setting not required	PMDL8 = Setting not required	PMCDL8 = 1	-	_
PDL9	AD9	I/O	PDL9 = Setting not required	PMDL9 = Setting not required	PMCDL9 = 1	-	_
PDL10	AD10	I/O	PDL10 = Setting not required	PMDL10 = Setting not required	PMCDL10 = 1	_	_
PDL11	AD11	I/O	PDL11 = Setting not required	PMDL11 = Setting not required	PMCDL11 = 1	_	_
PDL12	AD12	I/O	PDL12 = Setting not required	PMDL12 = Setting not required	PMCDL12 = 1	_	_
PDL13	AD13	I/O	PDL13 = Setting not required	PMDL13 = Setting not required	PMCDL13 = 1	-	-
PDL14	AD14	I/O	PDL14 = Setting not required	PMDL14 = Setting not required	PMCDL14 = 1	_	_
PDL15	AD15	I/O	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	-	-

Table 4-28. Settings When Port Pins Are Used for Alternate Functions (7/7)

4.4 Port Function Operation

Port operation differs according to the input/output mode setting, as follows.

4.4.1 Write operation to I/O port

(1) In output mode

A value is written to the output latch using the transfer instruction, and the contents of the output latch are output from the pin.

Data that has been written once to the output latch is held until the next data is written to the output latch.

(2) In input mode

A value is written to the output latch using the transfer instruction. However, since the output buffer is OFF, the pin status does not change.

Data that has been written once to the output latch is held until the next data is written to the output latch.

Caution In the case of 1-bit memory manipulation instructions, the manipulation target is just one bit, but the port is accessed in 8-bit units. Therefore, in the case of ports for which a mixture of input/output is used, the output latch contents of pins specified as input other than the target bit also become undefined.

4.4.2 Read operation from I/O port

(1) In output mode

The output latch contents are read using the transfer instruction. The output latch contents remain unchanged.

(2) In input mode

The pin status is read using the transfer instruction. The output latch contents remain unchanged.

4.4.3 Arithmetic operation with I/O ports

(1) In output mode

An arithmetic operation on the output latch contents is performed, the result is written to the output latch, and the output latch contents are output from the pin.

Data that has been written once to the output latch is held until the next data is written to the output latch.

(2) In input mode

The output latch contents become undefined. However, since the output buffer is OFF, the pin status does not change.

Caution In the case of 1-bit memory manipulation instructions, the manipulation target is just one bit, but the port is accessed in 8-bit units. Therefore, in the case of ports for which input/output is used in mix, the output latch contents of pins specified for input other than the target bit also become undefined.

CHAPTER 5 BUS CONTROL FUNCTION

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

5.1 Features

- O Utput is selectable from a multiplex bus with a minimum of 3 bus cycles and a separate bus with a minimum of 2 bus cycles (separate bus output is only available in the V850ES/KG1 and V850ES/KJ1)
- O Chip select function for up to 4 spaces (V850ES/KF1, V850ES/KG1: 2 spaces, V850ES/KJ1: 4 spaces)
- O 8-bit/16-bit data bus selectable (for each area selected by chip select function)
- O Wait function
 - Programmable wait function of up to 7 states (selectable for each area selected by chip select function)
 - External wait function using WAIT pin
- O Idle state function
- O Bus hold function
- O The bus can be controlled using a different voltage from the operating voltage by setting $BV_{DD} \le V_{DD} = EV_{DD}$ (however, only in multiplex bus mode).

5.2 Bus Control Pins

The pins used to connect an external device are listed in the table below.

(1) Multiplex bus mode

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
$\overline{\text{CS0}}, \overline{\text{CS1}}$	PCS0, PCS1	Output	Chip select
WR0, WR1	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
ASTB	PCT6	Output	Address strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

Table 5-1. V850ES/KF1 Bus Control Pins

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus
A16 to A21	PDH0 to PDH5	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
CS0, CS1	PCS0 to PCS1	Output	Chip select
WRO, WR1	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
ASTB	PCT6	Output	Address strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

Table 5-2. V850ES/KG1 Bus Control Pins

Table 5-3. V850ES/KJ1 Bus Control Pins

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus
A16 to A23	PDH0 to PDH7	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$	PCS0 to PCS3	Output	Chip select
WR0, WR1	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
ASTB	PCT6	Output	Address strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

(2) Separate bus mode

Note that the separate bus mode is not available in the V850ES/KF1.

Table 5-4. V850ES/KG1 Bus Control Pins

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Data bus
A0 to A15	P90 to P915	Output	Address bus
A16 to A21	PDH0 to PDH5	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
CS0, CS1	PCS0, PCS1	Output	Chip select
WR0, WR1	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Data bus
A0 to A15	P90 to P915	Output	Address bus
A16 to A23	PDH0 to PDH7	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$	PCS0 to PCS3	Output	Chip select
$\overline{\text{WR0}}, \overline{\text{WR1}}$	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

Table 5-5. V850ES/KJ1 Bus Control Pins

5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed

Table 5-6. Pin Status When Internal ROM, Internal RAM, or On-Chip Peripheral I/O Is Accessed

Access Destination	Address Bus	Data Bus	Control Signal
Internal ROM	Undefined	Hi-Z	Inactive
Internal RAM	Undefined	Hi-Z	Inactive
On-chip peripheral I/O	Note	Hi-Z	Inactive

Note When an on-chip peripheral I/O is accessed, the address bus outputs the address of the on-chip peripheral I/O that is accessed.

5.2.2 Pin status in each operation mode

For the pin status of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 in each operation mode, refer to **2.2 Pin Status**.

5.3 Memory Block Function

(1) V850ES/KF1

The 64 MB memory space is divided into memory blocks of (lower) 2 MB and 64 KB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.





Figure 5-1. Data Memory Map (V850ES/KF1)

Caution A write access to addresses 0000000H to 000FFFFH is the same operations as a write access to addresses 0100000H to 010FFFFH.

(2) V850ES/KG1


The 64 MB memory space is divided into memory blocks of (lower) 2 MB and 2 MB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.





(3) V850ES/KJ1

The 64 MB memory space is divided into memory blocks of (lower) 2 MB, 2 MB, 4 MB, and 8 MB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.





5.3.1 Chip select control function

Of the 64 MB (linear) address space, the lower 16 MB (0000000H to 0FFFFFH) include four chip select control functions, $\overline{CS0}$ to $\overline{CS3}$. The areas that can be selected by $\overline{CS0}$ to $\overline{CS3}$ are fixed.

By using these chip select control functions, the memory block can be divided to enable effective use of the memory space. The allocation of the memory blocks is shown in the table below.

	V850ES/KF1	V850ES/KG1	V850ES/KJ1
CS0	0000000H to 010FFFFH (1088 KB)	0000000H to 01FFFFFH (2 MB)	0000000H to 01FFFFFH (2 MB)
CS1	0200000H to 020FFFFH (64 KB)	0200000H to 03FFFFFH (2 MB)	0200000H to 03FFFFFH (2 MB)
CS2	-	-	0400000H to 07FFFFFH (4 MB)
CS3	_	_	0800000H to 0FFFFFFH (8 MB)

5.4 External Bus Interface Mode Control Function

The V850ES/KG1 and V850ES/KJ1 include the following two external bus interface modes.

- Multiplex bus mode
- · Separate bus mode

These two modes can be selected by using the external bus interface mode control register (EXIMC).

Remark Only the multiplex bus mode is available in the V850ES/KF1.

(1) External bus interface mode control register (EXIMC) This register can be read or written in 8-bit or 1-bit units.

RESET input clears this register to 00H.

Caution The EXIMC register is only available in the V850ES/KG1 and V850ES/KJ1.

et: 00H	R/W	Address: F	FFFFFBEH				
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SMSEL
SMSEL		Mode selection					
0	Multiplex	Multiplex bus mode					
1	Separate	Separate bus mode					
	7 0 SMSEL	7 6 0 0 SMSEL 0 Multiplex	7 6 5 0 0 0 SMSEL	7 6 5 4 0 0 0 0 0 SMSEL Motion Motion Motion 0 Multiplex bus mode Motion Motion	7 6 5 4 3 0 0 0 0 0 0 SMSEL Mode select 0 Multiplex bus mode Kode select	7 6 5 4 3 2 0 0 0 0 0 0 SMSEL Mode selection 0 Multiplex mode	7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 SMSEL Mode selection 0 Multiplex mode <

5.5 Bus Access

5.5.1 Number of clocks for access

The following table shows the number of basic clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)
Instruction fetch (normal access)	1	1 or 2	3 + n ^{Note}
Instruction fetch (branch)	2	1 or 2	3+ n ^{Note}
Operand data access	3	1	3 +n ^{Note}

Note 2 + n clocks (n: Number of wait states) when the separate bus mode is selected (V850ES/KG1 and V850ES/KJ1).

Remark Unit: Clocks/access

5.5.2 Bus size setting function

The bus size of each external memory area selected by $\overline{\text{CSn}}$ can be set (to 8 bits or 16 bits) by using the BSC register.

The external memory area of the V850ES/KJ1 (0100000H to 0FFFFFH) is selected by CS0 to CS3.


The external memory area of the V850ES/KG1 (0100000H to 03FFFFFH) is selected by $\overline{CS0}$ and $\overline{CS1}$.

The external memory area of the V850ES/KF1 (0100000H to 010FFFFH and 0200000H to 020FFFFH) is selected by $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$.

(1) Bus size configuration register (BSC)

This register can be read or written in 16-bit units.

Caution Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial settings of the BSC register are complete. However, external memory areas whose initial settings are complete may be accessed.



5.5.3 Access by bus size

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 access the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The bus size is as follows.

- The bus size of the on-chip peripheral I/O is fixed to 16 bits.
- The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).

The operation when each of the above is accessed is described below. All data is accessed starting from the lower side.


The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 support only the little endian format.

Figure 5-4. Little Endian Address in Word


31	24 23	16 1	5 8	7
000BH	0	00AH	0009H	0008H
0007H	0	006H	0005H	0004H
0003H	0	002H	0001H	0000H

(1) Byte access (8 bits)

(a) 16-bit data bus width




(b) 8-bit data bus width




(2) Halfword access (16 bits)

(a) With 16-bit data bus width




(b) 8-bit data bus width





(3) Word access (32 bits)

(a) 16-bit data bus width (1/2)




(a) 16-bit data bus width (2/2)





(b) 8-bit data bus width (1/2)

(b) 8-bit data bus width (2/2)



5.6 Wait Function

5.6.1 Programmable wait function

(1) Data wait control register 0 (DWC0)

To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus cycle that is executed for each CS space.

The number of wait states can be programmed by using data wait control register 0 (DWC0). Immediately after system reset, 7 data wait states are inserted for all the blocks.

The DWC0 register can be read or written in 16-bit units.

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are always accessed without a wait state. The on-chip peripheral I/O area is also not subject to programmable wait, and only wait control from each peripheral function is performed.
 - 2. Write to the DWC0 register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial settings of the DWC0 register are complete. However, external memory areas whose initial settings are complete may be accessed.

	15	14	13	12	11	10	9	8
DWC0	0	DW32 ^{Note}	DW31 ^{Note}	DW30 ^{Note}	0	DW22 ^{Note}	DW21 ^{Note}	DW20 ^{Note}
CSn s	signal		CS3				CS2	
	7	6	5	4	3	2	1	0
	0	DW12	DW11	DW10	0	DW02	DW01	DW00
CSn signal CS1 CS0								
	DWn2	DWn1	DWn0	Number of	wait states	inserted in	CSn space	(n = 0 to 3)
	0	0	0	None				
	0	0	1	1				
	0	1	0	2				
	0	1	1	3				
	1	0	0	4				
	1	0	1	5				
	1	1	0	6				
	1	1	1	7				
Note The DW32 to DW30 and DW22 to DW20 bits are only valid in the V850ES/KJ1. Changing these bits has no effect on the operation in the V850ES/KF1 and V850ES/KG1.								

5.6.2 External wait function


To synchronize an extremely slow external device, I/O, or asynchronous system, any number of wait states can be inserted in the bus cycle by using the external wait pin (\overline{WAIT}).

Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the external wait function, in the same manner as the programmable wait function.

The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle in the multiplex bus mode. In the separate bus mode, it is sampled at the rising edge of the clock immediately after the T1 and TW states of the bus cycle. If the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.

5.6.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the \overline{WAIT} pin. The number of wait cycles is determined by the side with the greatest number of cycles.



For example, if the timing of the programmable wait and the WAIT pin signal is as illustrated below, three wait states will be inserted in the bus cycle.




Figure 5-5. Example of Inserting Wait States

5.6.4 Programmable address wait function

Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the address wait control register (AWC). Address wait insertion is set for each chip select area ($\overline{CS0}$ to $\overline{CS3}$).

If an address setup wait is inserted, it seems that the high-clock period of T1 state is extended by 1 clock. If an address hold wait is inserted, it seems that the low-clock period of T1 state is extended by 1 clock.

(1) Address wait control register (AWC)

This register can be read or written in 16-bit units.

	15	14	13	12	11	10	9	8	
AWC	1	1	1	1	1	1	1	1	
	7	6	5	4	3	2	1	0	
	AHW3 ^{Note}	ASW3 ^{Note}	AHW2 ^{Note}	ASW2 ^{Note}	AHW1	ASW1	AHW0	ASW0	
CSn sigr	nal C	33	Ē	S2	C	S1	C	S0	
	AHWn	Spe	cifies inser	tion of addr	ess hold w	ait (n = 0 to	o 3)		
	0 Not inserted								
	1	1 Inserted							
	ASWn	Spec	Specifies insertion of address setup wait (n = 0 to 3)						
	0	Not inserted							
	1	Inserted							
	V8	50ES/KJ1	. Changi	ASW3, ai ing these V850ES/K	bits has r		-		

5.7 Idle State Insertion Function

To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus cycle that is executed for each space selected by the chip select function in the multiplex address/data bus mode. In the separate bus mode, one idle state (TI) can be inserted after the T2 state. By inserting idle states, the data output float delay time of the memory can be secured during read access (an idle state cannot be inserted during write access).

Whether the idle state is to be inserted can be programmed by using the bus cycle control register (BCC). An idle state is inserted for all the areas immediately after system reset.

(1) Bus cycle control register (BCC)

This register can be read or written in 16-bit units.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion.
 - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial settings of the BCC register are complete. However, external memory areas whose initial settings are complete may be accessed.

After re	eset: AAAA	AH R/V	V Addres	s: FFFFF	48AH				
	15	14	13	12	11	10	9	8	
BCC	1	0	1	0	1	0	1	0	
	7	6	5	4	3	2	1	0	
	BC31 ^{Note}	0	BC21 ^{Note}	0	BC11	0	BC01	0	
CSn sig	nal CS3		CS2		CS1		CS0		
	BCn1	BCn1 Specifies insertion of idle stat							
	0	0 Not inserted							
	1	Inserted							
Note The BC31 and BC21 bits are only valid in the V850ES/KJ1. Changing these bits has no effect on the operation in the V850ES/KF1 and V850ES/KG1.									
	Caution		to set bit		11, and 9	to 1, an	d clear bit	ts 14, 12,	
		10, 8, 6,	4, 2, and	U TO U.					

5.8 Bus Hold Function

5.8.1 Functional outline

The HLDAK and HLDRQ functions are valid if the PCM2 and PCM3 pins are set in the control mode.

When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.

During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until a peripheral I/O register or the external memory is accessed.


The bus hold status is indicated by assertion (low level) of the HLDAK pin. The bus hold function enables the configuration of multi-processor type systems in which two or more bus masters exist.

Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing function or a bit manipulation instruction.

Status	Data Bus Width	Access Type	Timing in Which Bus Hold Request Not Acknowledged		
CPU bus lock	16 bits	Word access to even address	Between first and second access		
		Word access to odd address	Between first and second access		
			Between second and third access		
		Halfword access to odd address	Between first and second access		
	8 bits	Word access	Between first and second access		
			Between second and third access		
			Between third and fourth access		
		Halfword access	Between first and second access		
Read-modify-write access of bit manipulation instruction	_	_	Between read access and write access		

5.8.2 Bus hold procedure

The bus hold status transition procedure is shown below.



5.8.3 Operation in power save mode

Because the internal system clock is stopped in the STOP and IDLE modes, the bus hold status is not entered even if the HLDRQ pin is asserted.

In the HALT mode, the $\overline{\text{HLDAK}}$ pin is asserted as soon as the $\overline{\text{HLDRQ}}$ pin has been asserted, and the bus hold status is entered. When the $\overline{\text{HLDRQ}}$ pin is later deasserted, the $\overline{\text{HLDAK}}$ pin is also deasserted, and the bus hold status is cleared.

5.9 Bus Priority

Bus hold, instruction fetch (branch), instruction fetch (successive), and operand data accesses are executed in the external bus cycle.

Bus hold has the highest priority, followed by operand data access, instruction fetch (branch), and instruction fetch (successive).

An instruction fetch may be inserted between the read access and write access in a read-modify-write access.

If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between accesses due to bus size limitations.

Table 5-7. Bus Priority

Priority	External Bus Cycle	Bus Master
High	Bus hold	External device
▲	Operand data access	CPU
↓ ↓	Instruction fetch (branch)	CPU
Low	Instruction fetch (successive)	CPU

5.10 Boundary Operation Conditions

5.10.1 Program space

- (1) If a branch instruction exists at the upper limit of the internal RAM area, a prefetch operation straddling over the on-chip peripheral I/O area (invalid fetch) does not occur.
- (2) Instruction execution to the external memory area cannot be continued without a branch from the internal ROM area to the external memory area.

5.10.2 Data space

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have an address misalign function.

With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least twice, causing the bus efficiency to drop.

(1) Halfword-length data access

A byte-length bus cycle is generated twice if the least significant bit of the address is 1.

(2) Word-length data access

- (a) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order if the least significant bit of the address is 1.
- (b) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.

★ 5.11 Bus Timing




Figure 5-6. Multiplex Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)




Figure 5-7. Multiplex Bus Read Timing (Bus Size: 8 Bits)





Figure 5-8. Multiplex Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)

Figure 5-9. Multiplex Bus Write Timing (Bus Size: 8 Bits)






Figure 5-10. Multiplex Bus Hold Timing (Bus Size: 16 Bits, 16-Bit Access)





Figure 5-11. Separate Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-13. Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-15. Separate Bus Hold Timing (Bus Size: 8 Bits, Write)

Figure 5-16. Address Wait Timing (Separate Bus Read, Bus Size: 16 Bits, 16-Bit Access)



★ 5.12 Cautions

With the external bus function, signals may not be output at the correct timing under the following conditions.

<Operating conditions>

- O Multiplex bus mode
 - <1> CLKOUT asynchronous (2.7 V \leq VDD = EVDD = AVREF0 \leq 5.5 V, 2.7 V \leq BVDD \leq 5.5 V) When 1/fCPU < 84 ns
- O Separate bus mode
 - <1> Read cycle, CLKOUT asynchronous (4.0 V \leq VDD = EVDD = AVREF0 \leq 5.5 V, 4.0 V \leq BVDD \leq 5.5 V) When 1/fCPU < 100 ns
 - <2> Write cycle, CLKOUT asynchronous (4.0 V \leq VDD = EVDD = AVREF0 \leq 5.5 V, 4.0 V \leq BVDD \leq 5.5 V) When 1/fCPU < 60 ns
 - <3> Read cycle, CLKOUT asynchronous (2.7 V \leq VDD = EVDD = AVREF0 \leq 5.5 V, 2.7 V \leq BVDD \leq 5.5 V) When 1/fCPU < 200 ns
 - <4> Write cycle, CLKOUT asynchronous (2.7 V \leq VDD = EVDD = AVREF0 \leq 5.5 V, 2.7 V \leq BVDD \leq 5.5 V) When 1/fCPU < 100 ns

<Countermeasure>

When used under the above conditions, be sure to insert an address setup/hold wait using the address wait control register (AWC) (n = 0 to 3).

- O When used in multiplex bus mode and under condition <1>
 - 70 ns < 1/fcpu < 84 ns

Set an address setup wait (ASWn bit = 1).

- 62.5 ns < 1/fcpu < 70 ns
 - Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).
- O When used in separate bus mode and under conditions <1> to <4>
 - Set an address setup wait (ASWn bit =1).

CHAPTER 6 CLOCK GENERATION FUNCTION

6.1 Overview

 \star

The following clock generation functions are available.

O Main clock oscillator

- fx = 2 to 2.5 MHz (REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (REGC = VDD = 4.5 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (REGC = VDD = 2.7 to 5.5 V, in clock-through mode)
- O Subclock oscillator
 - 32.768 kHz
- O Multiply (×4) function by PLL (Phase Locked Loop)
 - Clock-through mode/PLL mode selectable
 - Usable voltage: VDD = 2.7 to 5.5 V
- O Internal system clock generation
 - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- O Peripheral clock generation
- Clock output function

6.2 Configuration




Figure 6-1. Clock Generator

(1) Main clock oscillator

*

The main resonator oscillates the following frequencies (fx):

- fx = 2 to 2.5 MHz (REGC = V_{DD} = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (REGC = V_{DD} = 4.5 V to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (REGC = VDD = 2.7 to 5.5 V, in clock-through mode)

(2) Subclock oscillator

The sub-resonator oscillates a frequency of 32.768 kHz (fxr).

(3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator.

Oscillation of the main clock oscillator is stopped in the STOP mode or when the MCK bit of the PCC register

= 1 (valid only when the CLS bit of the PCC register = 1).

(4) Prescaler 1

This prescaler generates the clock (fxx to fxx/1024) to be supplied to the following on-chip peripheral functions: TM00 to TM05, TM50, TM51, TMH0, TMH1, CSI00 to CSI02, CSIA0, CSIA1, UART0 to UART2, I²C0, I²C1, ADC, DAC, and WDT2

(5) Prescaler 2

This circuit divides the CPU clock (fcPu) and main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the internal system clock (f_{CLK}).

fc⊥k is the clock supplied to the INTC, ROM correction, ROM, and RAM blocks, and can be output from the CLKOUT

pin.

(6) Prescaler 3

This circuit divides the clock (fx) generated by the main clock oscillator to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, refer to CHAPTER 11 WATCH TIMER FUNCTIONS.

(7) PLL

This circuit multiplies the clock (fx) generated by the main clock oscillator.

It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the SELPLL bit of the PLL control register (PLLCTL). Operation of the PLL can be started or stopped by the PLLON bit of the PLLCTL register.

6.3 Control Registers

(1) Processor clock control register (PCC)

The processor clock control register (PCC) is a special register. Data can be written to this register only in combination of specific sequences (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0
PCC	FRC	MCK	MFRC	CLS ^{Note}	СКЗ	CK2	CK1	CK0
	FRC		Use	of subclock	on-chip fe	edback re	sistor	
	0	Used						
	1	Not used						
		1						
	MCK			Operat	tion of mai	n clock		
	0	0 Operating						
	1	Stopped						
		s been changed to the subclock. e main clock is stopped and the device is operating on the subclock, clear (bit to 0 and wait until the oscillation stabilization time has been secured by ram before switching back to the main clock.						
	When the MC	ne main clo K bit to 0 ar	ck is stopp nd wait unti	ed and the old the old and the old and the oscillation of the oscillat	tion stabiliz	zation time		
	When the MC	ne main clo K bit to 0 ar	ck is stopp nd wait unti switching	ed and the old the old and the old and the oscillation of the oscillat	tion stabiliz main cloc	zation time k.	has been s	
	When the MC the process of the	ne main clo K bit to 0 ar	ck is stopp nd wait unti switching	ed and the o I the oscillat back to the	tion stabiliz main cloc	zation time k.	has been s	
	When the MC the MC the process of the process of the process of the process of the the process of the the process of the	ne main clo K bit to 0 ar gram before	ck is stopp nd wait unti switching	ed and the o I the oscillat back to the	tion stabiliz main cloc	zation time k.	has been s	
	When the MCl the program of the	ne main clo K bit to 0 ar gram before Used	ck is stopp nd wait unti switching	ed and the (I the oscillat back to the	tion stabiliz main cloc k on-chip t	zation time k. feedback re	has been s	
	When the MCl the program of the	ne main clo K bit to 0 ar gram before Used	ck is stopp nd wait unti switching	ed and the (I the oscillat back to the	tion stabiliz main cloc	zation time k. feedback re	has been s	
	When the MCl the program of the	ne main clo K bit to 0 ar gram before Used Not used	ck is stopp nd wait unti switching	ed and the oscillat back to the of main cloc Status o	tion stabiliz main cloc k on-chip t	zation time k. feedback re	has been s	

(2/2)

CK3 0 0 0 0 0 0 1 1 not chan	CK2 0 0 0 1 1 1 ×	CK1 0 1 1 0 0 0 1 ×	CK0 0 1 0 1 0 1 × ×	Clock selection (fcLk/fcPU) fxx fxx/2 fxx/4 fxx/8 (default value) fxx/16 fxx/32 Setting prohibited			
0 0 0 0 0 0 1	0 0 1 1 1 ×	0 1 1 0 0 1	1 0 1 0 1 ×	fxx/2 fxx/4 fxx/8 (default value) fxx/16 fxx/32			
0 0 0 0 0 1	0 0 1 1 1 ×	1 1 0 0 1	0 1 0 1 ×	fxx/4 fxx/8 (default value) fxx/16 fxx/32			
0 0 0 0 1	0 1 1 1 ×	1 0 0 1	1 0 1 ×	fxx/8 (default value) fxx/16 fxx/32			
0 0 0 1	1 1 1 ×	0 0 1	0 1 ×	fxx/16 fxx/32			
0 0 1	1 1 ×	0	1 ×	fxx/32			
0	1 ×	1	×				
1	×			Setting prohibited			
		×	×				
not chan	ae the C			fхт			
cess a reg 3.4.8 (2) <i>i</i> ethods). If	ister in w Access t	vhich a v to speci	vait occu al on-chi	clock and no clock is input to the X1 pin, do not rs using an access method that causes a wait (refer p peripheral I/O register for details of the access be released by a reset.			
 (a) Example of setting main clock operation → subclock operation Internal system clock check: Check that the following condition is satisfied. Internal system clock (fxx) > subclock (32.768 kHz) × 4 When the above condition is not satisfied, change the CK2 to CK0 bits to satisfy the condition. At this time, do not change the CK3 bit. <2> CK3 ← 1: Use of a bit manipulation instruction is recommended. Do not change CK2 to CK0 bits. <3> Subclock operation: It takes up to the following number of instructions after the CK3 bit is set until the subclock operation is started. Max.: (fcPU of main clock/fxT) Therefore, read the CLS bit to check if the subclock operation has 							
	KOUT is be e a bit manipulation nen the C cess a reg 3.4.8 (2) \therefore ethods). If n't care	KOUT is being out e a bit manipulat anipulation instruct men the CPU oper- cess a register in v 3.4.8 (2) Access the ethods). If a wait of h't care	KOUT is being output. e a bit manipulation instruction, do not the cPU operates on the cPU operates on the cess a register in which a ward occurs, it as to specify the cess to specify the cess of setting main clock operation. If a wait occurs, it of the certain system clock check: Construct the certain system clock check is constructed by the certain system clock operation system clock operatin system clock operatin system clock operation system clock ope	e a bit manipulation instruction to anipulation instruction, do not change then the CPU operates on the subor- cess a register in which a wait occur 3.4.8 (2) Access to special on-chip ethods). If a wait occurs, it can only n't care e of setting main clock operation → ternal system clock check: Check that • Internal s When the a to satisfy the $X3 \leftarrow 1$: Use of a bio- CK2 to CK0 ubclock operation: It takes up set until the Max.			

started.

<4> MCK \leftarrow 1: Set the MCK bit to 1 only when stopping the main clock.

 \star

(b) Example of setting subclock operation \rightarrow main clock operation

<1> MCK ← 0: Main clock oscillation starts.
 <2> Insert wait cycles by program and wait until the oscillation of the main clock has been stabilized.
 <3> CK3 ← 0: Use of a bit manipulation instruction is recommended. Do not change CK2, CK1, and CK0 bits.
 <4> Main clock operation: It takes up to the following number of instructions after the CK3 bit is set until the main clock operation specified by CK2 to CK0 is started. Max.: (1/subclock frequency)
 Therefore, read the CLS bit to check if the subclock operation has

(2) Power save control register (PSC)

The power save control register (PSC) is a special register. Data can be written to this register only in a combination of specific sequences (refer to **3.4.7 Special registers**).

started.


This register can be read or written in 8-bit or 1-bit units.

	<7>	6	<5>	<4>	3	2	<1>	0
PSC	NMI2M	0	NMIOM	INTM	0	0	STP	0
	<u> </u>							New d
	NMI2M		on-maskable		quest (INT	WDT2) fror	n watchdog t	imer 2 ^{Note 1}
	0	INTWDT	2 request en	abled				
	1	INTWDT	2 request dis	sabled				
		-						Note 1
	NMIOM		trols non-ma		rrupt requ	est (NMI) f	rom NMI pir	
	0	· · ·	est enabled					
	1	NMI requ	est disabled	1				
		1						
	INTM		Controls a	II maskable	interrupt	requests (INTxx) ^{Note 1}	
	0	INTxx red	quest enable	ed				
	1	INTxx red	quest disable	ed				
		1						
	STP			Sets	operation	mode		
	0	Normal m	node					
	1	Standby	mode ^{Note 2}					
	ese bits is	s valid on	ly in the ST	OP mode				
Notes 1. Setting th								
Notes 1. Setting th 2. Set STOF	or IDLE	mode usi	ng the PSI	M bit of the	PSMR	register.		

(3) Power save mode register (PSMR)

This is an 8-bit register that controls the operation status in the power save mode and the clock operation. This register can be read or written in 8-bit or 1-bit units.

 $\overline{\text{RESET}}$ input clears this register to 00H.



(4) Oscillation stabilization time selection register (OSTS)

This register selects the oscillation stabilization time following reset or cancellation of the stop mode. Refer to **12.1.3 (1) Oscillation stabilization time selection register (OSTS)**.

6.4 Operation

6.4.1 Operation of each clock

The following table shows the operation status of each clock.

	CLK bit =	CLK bit = 0, MCK bit = 0					CLS bit = 1, MCK bit = 0		CLS bit = 1, MCK bit = 1	
	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<6>	<7>	
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×	
Subclock oscillator (fxr)	0	0	0	0	0	0	0	0	0	
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×	
Internal system clock (fcLK)	×	×	0	×	×	0	×	0	×	
Peripheral clock (fxx to fxx/1024)	×	×	0	×	×	0	×	×	×	
WT clock (main)	×	0	0	0	×	0	0	×	×	
WT clock (sub)	0	0	0	0	0	0	0	0	0	
WDT1 clock (fxw)	×	0	0	0	×	0	0	×	×	
WDT2 clock (main)	×	×	0	×	×	0	×	×	×	
WDT2 clock (sub)	0	0	0	0	0	0	0	0	0	

Table 6-1.	Operation	Status of	Each Clock	
------------	-----------	-----------	------------	--

Remark CLS bit: Bit 4 of the processor clock control register (PCC)

- MCK bit: Bit 6 of the PCC register
- O: Operable
- ×: Stopped
- <1>: RESET pin input
- <2>: During oscillation stabilization time count
- <3>: HALT mode
- <4>: IDLE mode
- <5>: STOP mode
- <6>: Subclock operation mode
- <7>: Sub-IDLE mode

6.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLK) from the CLKOUT pin.

The internal system clock (fcLK) is selected by using the CK3 to CK0 bits of the processor clock control register (PCC).

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the alternate-function pin function (PCM1: input mode) is selected in <1> and <2> after the $\overrightarrow{\text{RESET}}$ signal has been input. Consequently, the CLKOUT pin goes into a high-impedance state.

6.4.3 External clock input function

An external clock can be directly input to the oscillator. Input the clock to the X1 pin and its inverse signal to the X2 pin. Set the MFRC bit of the PCC register to 1 (to cut off the feedback resistor). Note, however, that oscillation stabilization time is inserted even in the external clock mode.

6.5 PLL Function

6.5.1 Overview

The PLL function is used to output the operating clock of the CPU and peripheral macro at a frequency 4 times higher than the oscillation frequency, and select the clock-through mode.

When PLL function is used:	Input clock = 2 to 5 MHz (fxx: 8 to 20 MHz)
	(usable voltage: VDD = 2.7 to 5.5 V)
Clock-through mode:	Input clock = 2 to 10 MHz (fxx: 2 to 10 MHz)

6.5.2 Control register

(1) PLL control register (PLLCTL)

This 8-bit register controls the PLL function.

This register can be read or written in 8-bit or 1-bit units. RESET input sets PLLCTL to 01H.

After res	set: 01H	R/W	After rese	t: FFFFF	806H				
	7	6	5	4	<3>	<2>	<1>	<0>	_
PLLCTL	0	0	0	0	RTOST1 ^{Note}	RTOST0 ^{Note}	SELPLL	PLLON	
									•
	PLLON			PLL op	eration stop	register			
	0	PLL stop	ped						
	1	PLL oper	ating						
									•
	SELPLL			PLL clo	ock selectior	n register			
	0	Clock-thr	ough opera	tion					
	1	PLL oper	ation						
	1 PLL operation Note For the RTOST1 and RTOST2 bits, refer to CHAPTER 10 REAL-TIME OUTPUT FUNCTION (RTO). Caution Be sure to set bits 4 to 7 to 0.								ON (RTO).

6.5.3 Usage

- (1) To use PLL
 - After the RESET has been released, the PLL operates (PLLON = 1), but because the default mode is the clock-through mode (SELPLL = 0), select the PLL mode (SELPLL = 1).
 - To set the IDLE or STOP mode, first select the clock-through mode and then stop the PLL. To return from the IDLE or STOP mode, first enable PLL operation (PLLON = 1), and then select the PLL mode (SELPLL = 1).
 - To enable the PLL operation, first set PLLON to 1, wait for 200 μ s, and then set PLLSEL to 1. To stop the PLL, first select the clock-through mode (SELPLL = 0), wait for 8 clocks or more, and then stop the PLL (PLLON = 0).

(2) When PLL is not used

• The clock-through mode (SELPLL = 0) is selected after the RESET has been released, but the PLL is operating (PLLON = 1) and must therefore be stopped (PLLON = 0).

CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 TO 05

★ The number of 16-bit timer/event counter 00 to 05 channels incorporated differs as follows depending on the product.

Product Name	V850ES/KF1	V850ES/KG1	V850ES/KJ1
Number of channels	2 channels	4 channels	6 channels
	(TM00, TM01)	(TM00 to TM03)	(TM00 to TM05)

7.1 Functions

16-bit timer/event counters 00 to 05 have the following functions.

- Interval timer
 Generates an interrupt at predetermined time intervals.
- PPG output
 Can output a rectangular wave with any frequency and any output pulse width.
- (3) Pulse width measurementCan measure the pulse width of a signal input from an external source.
- (4) External event counterCan measure the pulse width of a signal input from an external source.
- (5) Square-wave outputCan output a square wave of any frequency.
- (6) One-shot pulse output (16-bit timer/event counters 00, 01, 04 and 05 only) Can output a one-shot pulse with any output pulse width.

7.2 Configuration

16-bit timer/event counters 00 to 05 consist of the following hardware.


Table 7-1. Configuration of 16-Bit Timer/Event Counters 00 to 05

Item	Configuration			
Timer/counters	16 bits \times 1 \times 6 channels (TM0n)			
Registers	16-bit timer capture/compare register: 16 bits \times 2 \times 6 channels (CR0n0, CR0n1)			
Timer outputs	1×6 channels (TO0n)			
Control registers ^{Note}	16-bit timer mode control register n (TMC0n) Capture/compare control register n (CRC0n) 16-bit timer output control register (TOC0n) Prescaler mode register 0n (PRM0n)			

Note To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-28 Settings When Port Pins Are Used for Alternate Functions.

Remark n = 0 to 5

Figure 7-1 shows the block diagram.





(1) 16-bit timer counter 0n (TM0n)

The TMOn register is a 16-bit read-only register that counts count pulses. The counter is incremented in synchronization with the rising edge of the input clock.

The count value is reset to 0000H in the following cases.

- <1> At RESET input
- <2> If the TMC0n3 and TMC0n2 bits are cleared.
- <3> If the valid edge of TI0n0 is input in the mode in which clear & start occurs when inputting the valid edge of TI0n0
- <4> If the TM0n register and the CR0n0 register match each other in the mode in which clear & start occurs on CR0n0 register match
- <5> If the OSPT0m bit is set or if the valid edge of TI0k0 is input in the one-shot pulse output mode

Remark n = 0 to 5 m = 0, 1, 4, 5k = 4, 5

(2) 16-bit timer capture/compare register 0n0 (CR0n0)

The CR0n0 register is a 16-bit register that combines capture register and compare register functions. Bit 0 (CRC0n0) of the capture/compare control register (CRC0n) is used to set whether to use the CR0n0 register as a capture register or as a compare register.

(a) When using the CR0n0 register as a compare register

The value set to the CR0n0 register and the count value set to the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n0) is generated. When the TM0n register is set to operate as an interval timer, CR0n0 can be used as a register for holding the interval time.

(b) When using the CR0n0 register as a capture register

The TM0n register count value is captured to the CR0n0 register by inputting a capture trigger.

The valid edge of the TI0n0 pin or TI0n1 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin or TI0n1 pin is set with prescaler mode register 0n (PRM0n).

Table 7-2 shows the settings when the valid edge of the TI0n0 pin is specified as the capture trigger, and Table 7-3 shows the settings when the valid edge of the TI0n1 is specified as the capture trigger.

Table 7-2. Valid Edge of TI0n0 Pin and Capture Trigger of CR0n0 Register

ESn01	ESn00	Valid Edge of TI0n0 Pin	Capture Trigger of CR0n0 Register		
0	0	Falling edge	Rising edge		
0	1	Rising edge	Falling edge		
1	0	Setting prohibited	Setting prohibited		
1	1	Both rising and falling edges	No capture operation		

Remark n = 0 to 5

Table 7-3. Valid Edge of TI0n1 Pin and Capture Trigger of CR0n0 Register

ESn11	ESn10	Valid Edge of TI0n1 Pin	Capture Trigger of CR0n0 Register		
0	0	Falling edge	Falling edge		
0	1	Rising edge	Rising edge		
1	0	Setting prohibited	Setting prohibited		
1	1	Both rising and falling edges	Both rising and falling edges		

Remark n = 0 to 5

The CR0n0 register is set by a 16-bit memory manipulation instruction. RESET input sets this register to 0000H.

- Cautions 1. Set a value other than 0000H to the CR0n0 register in the mode in which clear & start occurs upon a match of the values of the TM0n register and CR0n0 register. However, if 0000H is set to the CR0n0 register in the free-running mode or the Tl0n0 valid edge clear mode, an interrupt request (INTTM0n0) is generated after an overflow (FFFFH).
 - When the P33, P35, P613, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, TI030, and TI051, they cannot be used as timer outputs (TO00 to TO03, TO05). Moreover, when used as TO00 to TO03 and TO05, these pins cannot be used as the valid edge of TI000, TI010, TI020, TI030, and TI051.
 - 3. If, when the CR0n0 register is used as a capture register, the register read interval and capture trigger input conflict, the read data becomes undefined (but the capture data itself is normal). Moreover, when the count stop input and capture trigger input conflict, the capture data becomes undefined.
 - 4. The CR0n0 register cannot be rewritten during TM0n register operation.

*

(3) 16-bit timer capture/compare register 0n1 (CR0n1)

The CR0n1 register is a 16-bit register that combines capture register and compare register functions. Bit 2 (CRC0n2) of the CRC0n register is used to set whether to use the CR0n1 register as a capture register or as a compare register.

(a) When using the CR0n1 register as a compare register

The value set to the CR0n1 register and the count value of the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n1) is generated.

(b) When using the CR0n1 register as a capture register

The TM0n register count value is captured to the CR0n1 register by inputting a capture trigger. The valid edge of the TI0n0 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin is set with the PRM0n register.

Table 7-4 shows the settings when the valid edge of the TI0n0 pin is specified as the capture trigger.

ESn01	ESn00	Valid Edge of TI0n0 Pin	Capture Trigger of CR0n1 Register		
0	0	Falling edge	Falling edge		
0	1	Rising edge	Rising edge		
1	0	Setting prohibited	Setting prohibited		
1	1	Both rising and falling edges	Both rising and falling edges		

Table 7-4. Valid Edge of TI0n0 Pin and Capture Trigger of CR0n1 Register

Remark n = 0 to 5

÷

The CR0n1 register is set by a 16-bit memory manipulation instruction. RESET input sets this register to 0000H.

- Cautions 1. Set a value other than 0000H to the CR0n1 register in the mode in which clear & start occurs upon a match of the values of the TM0n register and CR0n0 register. However, if 0000H is set to the CR0n1 register in the free-running mode or the TI0n1 valid edge clear mode, an interrupt request (INTTM0n1) is generated after an overflow (FFFFH).
 - When the P33, P35, P613, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, TI030, and TI051, they cannot be used as timer outputs (TO00 to TO03, TO05). Moreover, when used as TO00 to TO03 and TO05, these pins cannot be used as the valid edges of TI000, TI010, TI020, TI030, and TI051.
 - 3. If, when the CR0n1 register is used as a capture register, the register read interval and capture trigger input conflict, the read data becomes undefined (but the capture data itself is normal). Moreover, when the count stop input and capture trigger input conflict, the capture data becomes undefined.
 - 4. The CR0n1 register can be rewritten during TM0n register operation only in the PPG output mode. Refer to 7.4.2 PPG output operation.

7.3 Control Registers

The registers that control 16-bit timer/event counters 00 to 05 are as follows.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)

Remark To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-28 Settings When Port Pins Are Used for Alternate Functions.

(1) 16-bit timer mode control register 0n (TMC0n)

TMCOn is used to set the 16-bit timer operation mode, the 16-bit timer counter 0n (TM0n) clear mode, and the output timing, and to detect overflow.

The TMC0n register is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input sets this register to 00H.

Caution The TM0n register starts operating when a value other than 00 (operation stop mode) is set to the TMC0n3 and TMC0n2 bits of the TMC0n register. To stop the operation, set 00 to the TMC0n3 and TMC0n2 bits.

Remark n = 0 to 5

					FFFFF63	B6H, FFFFF	646H, FFI	FF656H	
	7		6	5	4	3	2	1	<0>
TMC0n	0		0	0	0	TMC0n3	TMC0n2	TMC0n1	OVF0n
(n = 0 to 5									
m = 4, 5)	TMC0n3	TMC0n2	TMC0n1	operatio	tion of on mode ar mode	Selection output		Genera inter	
	0	0	0	Operation	stop	Unchange	d	Not genera	ated
	0	0	1	(TM0n cle	ared to 0)				
	0	1	0	Free-runn	ing mode	Match of T	M0n and	Generated	lupon
						CR0n0 or	match of	match of T	M0n and
						TM0n and	CR0n1	CR0n0 an	d match
	0	1	1	1		Match of T	M0m and	of TM0n a	nd CR0n [.]
						CR0m0, m			
						TM0m and			
						or valid ed TI0m0 ^{Note}	ige oi		
	1	0	0	Clear & st	art with	Match of Th	M0m and		
				valid edge	e of Tl0n0	CR0m0 or I	match of		
						TM0m and	CR0m1 ^{Note}		
	1	0	1			Match of T	M0m and	-	
						CR0m0, m			
						TM0m and			
						or valid ed TI0m0 ^{Note}	lge of		
	1	1	0	Clear & st	art upon	Match of T	M0n and		
					TM0n and	CR0n0 or			
				CR0n0		TM0n and			
	1	1	1			Match of T			
						CR0m0, m			
						TM0m and	dCR0m1,		
						or valid ed TI0m0 ^{Note}	ge of		

OVF0n	Detection of overflow of 16-bit timer register 0n
0	No overflow
1	Overflow

Note Setting of TM00 to TM03 is prohibited.

Cautions 1. Write to bits other than the OVF0n flag after stopping the timer operation.

- 2. The valid edge of the TI0n0 pin is set by prescaler mode register 0n (PRM0n).
- 3. When the mode in which the timer is cleared and started upon match of TM0n and CR0n0 is selected, the setting value of CR0n0 is FFFFH, and when the value of TM0n changes from FFFFH to 0000H, the OVF0n flag is set to 1.

Remark TO0n: Output pin of 16-bit timer/event counter 0n

TI0n0: Input pin of 16-bit timer/event counter 0n

TM0n: 16-bit timer counter 0n

- CR0n0: 16-bit timer capture/compare register 0n0
- CR0n1: 16-bit timer capture/compare register 0n1

(2) Capture/compare control register 0n (CRC0n)

CRC0n controls the operation of 16-bit timer capture/compare registers 0n0 and 0n1 (CR0n0 and CRC0n1). The CRC0n register is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears CRC0n to 00H.

	Aller ies	set: 00H	R/W	Address.		-	FF618H, FFF FF648H, FFI						
		7	6	5	4	3	2	1	0				
	CRC0n	0	0	0	0	0	CRC0n2	CRC0n1	CRC0n0				
(n =	= 0 to 5)												
	CRC0n2 Selection of operation mode of CR0n1 register												
		0	0 Operation as compare register										
		1 Operation as capture register											
		-											
	CRC0n1 Selection of capture trigger of CR0n0 register												
	0 Capture at valid edge of TI0n1												
		1	Capture a	t inverse pl	hase of va	id edge of	f Tl0n0						
		CRC0n0		Selecti	on of oper	ation mod	e of CR0n0	register					
		0	Operation	as compai	re register								
		1	Operation	as capture	e register								
Cautions	2. Whe regi	en the mo ster and	de in wl CR0n0 i	hich the t register i	timer is s selecte	cleared ed by 1		ed upon r mode	match of the control regis				
	3. Whe	en both th ration is r	e rising a not perfor	and fallin rmed.	g edges	are spec	cified for t	he Tl0n0	valid edge, c				
	sele	cted by p	rescaler	mode reg	jister On	(PRM0n)) is require	ed.					

(3) 16-bit timer output control register 0n (TOC0n)

TOCOn controls the operation of the 16-bit timer/event counter 0n output controller by setting or resetting the R-S flip-flop (LV0n), enabling or disabling inverse output, enabling or disabling the timer of 16-bit timer/event counter 0n, enabling or disabling the one-shot pulse output operation, and selecting an output trigger for a one-shot pulse by software (16-bit timer/event counters 02 and 03 do not have a one-shot pulse output function).

The TOC0n register is set by an 8-bit memory manipulation instruction. RESET input clears TOC0n to 00H.

	7	6	5	4	0	0	1	0			
TOC0n	7		5 OSPE0m ^{Note 1}	4 TOC0n4	3 LVS0n	2 LVR0n	TOC0n1	0 TOE0n			
(n = 0 to 5				1000114	LVOON	LVIION	100011	TOLOII			
m = 0, 1, 4, 5 k = 4, 5)	OSPT0m ^{Note 1}	Control of output trigger for one-shot pulse by software									
K = 4, 0)	0	Output di	sabled			-	-				
	1	Output enabled									
	[
	OSPE0m ^{Note 1}	¹ Control of one-shot pulse output operation									
	0		ve pulse out								
	1	One-shot	pulse outpu	It ^{Note 2}							
	TOC0n4	4 Control of timer output F/F upon match of CR0n1 register and TM0n register									
	0	Inversion operation disabled									
	1	Inversion operation enabled									
			0		=						
	LVS0n	LVR0n	-		er output F	/F of 16-bit	timer/event	counter 0n			
	0	0									
	0										
	1	0			1)						
		1 Setting prohibited									
	TOC0n1	Control of timer output F/F upon match of CR0n0 register and TM0n register									
	0	Inversion	Inversion operation disabled								
	1	Inversion	operation e	nabled							
	TOE0n		Control of output of 16-bit timer/event counter 0n								
	0	Output di	sabled (outp	•							
	1	Output er	· ·		,						
							<i>"</i> .				
Notes 1. When us											
	and TMC0				nio udill			e TMC0n bit			
		-		ormallv in	the free-	runnina r	node and	the mode in			
		•	•	•		•		r & start occi			
			-					oulse output			
performe	ed because	e no overf	low occurs	i.							
		Ala - 4'			11	4 b c c c 1		20			
Cautions 1. Be su	-		-		-	other tha ata has b					

4. Do not set (to 1) the OSPT0m bit other than for one-shot pulse output.

★

5. When performing successive writes to the OSPT0m bit, place an interval between writes of two or more operating clocks.

(4) Prescaler mode register 0n (PRM0n)

This register sets the count clock of 16-bit timer counter 0n (TM0n) and the valid edge of the TI0n0 and TI0n1 pin inputs. The PRM0n register is set by an 8-bit memory manipulation instruction. RESET input clears PRM0n to 00H.

- Cautions 1. When setting the count clock to the TI0n0 valid edge, do not set the mode in which clear & start occurs on TI0n0 valid edge and do not set the TI0n0 valid edge as the capture trigger.
 - 2. Before setting the PRM0n register, be sure to stop the timer operation.
 - 3. If 16-bit timer counter 0n (TM0n) operation is enabled by specifying the rising edge of both edges for the valid edge of the TI0n0 pin or TI0n1 pin while the TI0n0 pin or TI0n1 pin is high level immediately after system reset, the rising edge is detected immediately after the rising edge or both edges is specified. Be careful when pulling up the TI0n0 pin or TI0n1 pin. However, the rising edge is not detected when operation is enabled after it has been stopped.
 - 4. When the P33, P35, P613, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, TI030, and TI051, they cannot be used as timer outputs (TO00 to TO03, TO05). Moreover, when used as TO00 to TO03 and TO05, these pins cannot be used as the valid edges of TI000, TI010, TI020, TI030, and TI051.

(a) Prescaler mode register 00 (PRM00)

	7	6	5	4	3	2	1	0				
PRM00	ES011	ES010	ES001	ES000	0	0	PRM001	PRM000				
	· · · · ·											
	ES011	ES010		Selection of valid edge of TI001								
	0	0	Falling ed	-								
	0	1		Rising edge								
	1	0		Setting prohibited								
	1	1	Both rising	Both rising and falling edges								
	Food	50000	1	<u> </u>			T 1000					
	ES001 0	ES000		Selection of valid edge of TI000								
	0	0	-	Falling edge Rising edge								
	1	0		Setting prohibited								
	1	1		g and falling ed	100							
	1	I	Dournsin	y and failing edg	Jes							
	PRM001	PRM00	00	Selec	tion of co	ount clo	ck ^{Note 1}					
			C	Count clock			fxx					
					2	20 MHz 16						
	0	0	fxx/2		100	ns	125 r	IS				
	0	1	fxx/4		200	ns	250 r	ıs				
	1	0	fxx/8		400	ns	500 r	IS				
	1	1	Valid e	edge of TI000 ^{Note}	2	_		_				
Notes 1. W	/hen the in	ternal clo	ock is sele	ected, set so a	s to sat	isfy the	following	conditions.				
V	DD = 4.0 to	5.5 V: C	ount clock	 ≤ 10 MHz 								
V	DD = 2.7 to	4.0 V: C	ount clock	k ≤ 5 MHz								
2. T	he externa	l clock re	equires a p	oulse longer th	an two	interna	l clocks (f>	x/4).				

(b) Prescaler mode register 01 (PRM01)

	7	6	5	4	3	2	1	0				
PRM01	ES111	ES110	ES101	ES100	0	0	PRM011	PRM010				
	ES111	ES111 ES110 Selection of valid edge of TI0n1										
	0	0 0 Falling edge										
	0	1	Rising edge									
	1	0	Setting pro	Setting prohibited								
	1	1	Both rising and falling edges									
			1									
	ES101	ES100	Selection of valid edge of TI0n0									
	0	0	Falling ed	ge								
	0	1	Rising ed	-								
	1	0	Setting pro	ohibited								
	1	1	Both rising and falling edges									
			0				Note 1					
	PRM011	PRM01				on of count clock ^{Note 1}						
				ount clock	_	fxx						
						20 MHz		6 MHz				
	0	0	fxx			Setting prohibit		ng prohibited				
	0	1	fxx/4			200 ns	250 1	15				
	1	0		Valid edge of TI010 ^{Note 2}				_				
	1	1		-				-				
Notes 1. V					o as to	satisfy the f	ollowing	conditions				
				$x \le 10 \text{ MHz}$								
	/DD = 2.7 to					two internal	alaaka (fi	(A)				
	he outers											

(c) Prescaler mode register 02 (PRM02)

	7	6	5	4	3	2	1	0					
PRM02	ES211	ES210	ES201	ES200	0	0	PRM021	PRM020					
	ES211	ES210		Selection of valid edge of TI021									
	0	0	-	alling edge									
	0	1		Rising edge									
	1	0		Setting prohibited									
	1	1	Both rising	Both rising and falling edges									
							-						
	ES201	ES200		Selection of valid edge of TI020									
	0	0	Falling ed	-									
	0	1	Rising edg										
	1	1	Setting pro		~~~								
	I	I	Both Hain	Both rising and falling edges									
	PRM021	PRM02	0	Seleo	tion of	f count cloo	ck ^{Note 1}						
			C	Count clock		fxx							
						20 MHz	6 MHz						
	0	0	fxx/2)0 ns	125 r	ıs					
	0	1	fxx/4		20)0 ns	250 r	ns					
	1	0	fxx/8		40)0 ns	500 r	ns					
	1	1	Valid e	dge of TI020 ^{Note}	2	_		_					
Notes 1. V	Vhen the in	ternal clo	ock is sele	ected, set so a	s to s	atisfy the	following	conditions					
V	'DD = 4.0 to	5.5 V: C	ount clock	< ≤ 10 MHz									
-	′pp = 2.7 to	4.0 V: C	ount clock	k≤5 MHz									
							l clocks (f>						

(d) Prescaler mode register 03 (PRM03)

	7	6	5	4	3	2	1	0				
PRM03	ES311	ES310	ES301	ES300	0	0	PRM031	PRM030				
	ES311	ES310	Selection of valid edge of TI031									
	0	0	Falling ed	Falling edge								
	0	1	Rising ed	Rising edge								
	1	0	Setting pro	ohibited								
	1	1	Both rising	g and falling ec	lges							
			1									
	ES301	ES300		Selection of valid edge of TI030								
	0	0	-	Falling edge								
	0	1	Rising ede									
	1	0	Setting prohibited									
	1	1 Both rising and falling edges										
			M030 Selection of count clock ^{Note 1}									
	PRM031	PRM03		0 Selecti Count clock								
			C			fxx						
		-				20 MHz		6 MHz				
	0	0	fxx/4			00 ns	250 r					
	0	1	fxx/16			00 ns	1 μs					
	1	0	fxx/512			5.6 µs	32 µ	S				
	1	1		dge of TI030 ^{No}		-		-				
				cted, set so a	as to s	atisfy the	following	conditions				
	$V_{DD} = 4.0$ to											
	Vpp = 2 7 to	4.0 V: C	ount clock	x ≤ 5 MHz								
,				oulse longer t								

(e) Prescaler mode register 04 (PRM04)

	7	6	5	4	3	2	1	0				
PRM04	ES411	ES410	ES401	ES400	0	0	PRM041	PRM040				
	ES411	ES410		Selection of valid edge of TI041								
	0	0	Falling ed	ge								
	0	1	Rising edg	Rising edge								
	1	0	Setting pro	Setting prohibited								
	1	1	Both rising	Both rising and falling edges								
			1									
	ES401	ES400			ion of val	id edge of	TI040					
	0	0	Falling ed									
	0	1	Rising edg	-								
	1	0	Setting pro									
	1	1	1 Both rising and falling edges									
	PRM041	PRM04	0	D Selection of count clock ^{Note 1}								
				ount clock		fxx						
							20 MHz 16 MHz					
	0	0	fxx/2		1(00 ns	125 n	IS				
	0	1	fxx/4		20	00 ns	250 n	IS				
	1	0	fxx/8		4(00 ns	500 n	IS				
	1	1	Valid e	edge of TI040	Note 2	_		_				
Notes 1. V	Vhen the in	ternal clo	ock is sele	cted, set s	o as to s	atisfy the	following	conditions				
V	od = 4.0 to	5.5 V: C	ount clock	κ ≤ 10 MHz								
V	od = 2.7 to	4.0 V: C	ount clock	x ≤ 5 MHz								
2. T	he externa	l clock re	equires a p	oulse longe	r than tv	vo interna	l clocks (fx	x/4).				

(f) Prescaler mode register 05 (PRM05)

After res	set: 00H	R/W	Address	: FFFFF65	7H							
	7	6	5	4	3		2	1	0			
PRM05	ES511	ES510	ES501	ES500	0		0	PRM051	PRM050			
	ES511	ES510	Selection of valid edge of TI051									
	0	0	Falling ed	Falling edge								
	0	1	Rising ed	Rising edge								
	1	0	Setting prohibited									
	1	1	Both rising	g and falling	g edges	3						
	ES501	ES500	Selection of valid edge of TI050									
	0	0	Falling edge									
	0	1	Rising edge									
	1	0	Setting prohibited									
	1	1	Both rising and falling edges									
	PRM051	PRM05		0 Selection of count clock ^{Note 1}								
			C	ount clock	-	fxx						
							0 MHz		6 MHz			
	0	0	fxx				ng prohibi		ng prohibited			
	0	1	fxx/4			200		250 ו				
	1	0	fxx/256			128	μs	16 µ	S			
	1	1	Valid e	dge of TI05	0 ^{Note 2}		-		-			
Notes 1. W	/hen the in	ternal clo	ock is sele	cted, set s	so as t	o sat	isfy the	following	conditions			
V	DD = 4.0 to	5.5 V: C	ount clock	$s \le 10 \text{ MHz}$	Z							
	DD = 2.7 to											
2. T	he externa	l clock re	equires a p	oulse long	er thar	n two	internal	clocks (f	xx/4).			
Remark fxx	: Internal s	system cl	ock freque	ency								

7.4 Operation

7.4.1 Operation as interval timer (16 bits)

16-bit timer/event counter 0n can be made to operate as an interval timer by setting 16-bit timer mode control register 0n (TMC0n) and capture/compare control register 0n (CRC0n) as shown in **Figure 7-2** (n = 0 to 5).

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (see Figure 7-2 for the setting value).
- <2> Set any value to the CRC0n0 register.
- <3> Set the count clock using the PRM0n register.
- <4> Enable the INTTM0n0 interrupt (see CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION for details).

<5> Set the TMCOn register: Start operation (see Figure 7-2 for the setting value).

The interval timer repeatedly generates interrupts at the interval of the preset count value in 16-bit timer capture/compare register 0n0 (CR0n0).

If the count value in 16-bit timer counter 0n (TM0n) matches the value set in the CR0n0 register, an interrupt request signal (INTTM0n0) is generated at the same time that the value of the TM0n register is cleared to 0 and counting is continued.

The count clock of 16-bit timer/event counter 0n can be selected with bits 0 and 1 of prescaler mode register 0n (PRM0n).

The value of the CR0n0 and CR0n1 registers cannot be changed during timer count operation. However, the CR0n1 register value can be changed in the PPG output mode. For details, refer to **7.4.2 PPG output operation**.

Remark n = 0 to 5

*

٠







Figure 7-3. Configuration of Interval Timer






Figure 7-4. Timing of Interval Timer Operation

7.4.2 PPG output operation

16-bit timer/event counter 0n can be used for PPG (Programmable Pulse Generator) output by setting 16-bit timer mode control register 0n (TMC0n) and capture/compare control register 0n (CRC0n) as shown in **Figure 7-5**.

★ Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the pins to the TOOn pin mode (see CHAPTER 4 PORT FUNCTIONS).
- <2> Set the CRC0n register (see Figure 7-5 for the setting value).
- <3> Set any value to the CRC0n0 register.
- <4> Set any value as a duty to the CR0n1 register.
- <5> Set the TOC0n register (see Figure 7-5 for the setting value).
- <6> Set the count clock using the PRM0n register.
- <7> Enable the INTTM0n0 interrupt (see CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION for details).
- <8> Set the TMC0n register: Start operation (see Figure 7-5 for the setting value).

Note To change the duty value (CR0n1 register) during operation, refer to Caution 2 in Figure 7-5 Control Register Settings in PPG Output Operation.

The PPG output function outputs a rectangular wave from the TO0n pin with the cycle specified by the count value set in advance to 16-bit timer capture/compare register 0n0 (CR0n0) and the pulse width specified by the count value set in advance to 16-bit timer capture/compare register 0n1 (CR0n1).




Figure 7-5. Control Register Settings in PPG Output Operation

*

Figure 7-6. Configuration of PPG Output







Figure 7-7. PPG Output Operation Timing



7.4.3 Pulse width measurement

The 16-bit timer counter (TM0n) can be used to measure the pulse widths of the signals input to the TI0n0 and TI0n1 pins.

Measurement can be carried out with the TM0n register used as a free-running counter or by restarting the timer in synchronization with the edge of the signal input to the TI0n0 pin.

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the pins to the TI0n0 (or TI0n1) pin mode (see CHAPTER 4 PORT FUNCTIONS).
- <2> Set the CRC0n register (see Figures 7-8, 7-11, 7-14, and 7-16 for the setting value).
- <3> Set the count clock using the PRM0n register.
- <4> Enable the INTTM0n0 (or INTTM0n1) interrupt (see CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION for details).

<5> Set the TMCOn register: Start operation (see Figures 7-8, 7-11, 7-14, and 7-16 for the setting value).

Note When using two capture registers, set the TI0n0 and TI0n1 pins.

(1) Pulse width measurement with free-running counter and one capture register

If the edge specified by prescaler mode register 0n (PRM0n) is input to the TI0n0 pin when 16-bit timer counter 0n (TM0n) is operated as a free-running counter (refer to **Figure 7-8**), the value of the TM0n register is loaded to 16-bit timer capture/compare register 0n1 (CR0n1) and an external interrupt request signal (INTTM0n1) is set.

The edge is specified by using bits 4 and 5 (ESn00, ESn01) of the PRM0n register. The rising edge, falling edge, or both the rising and falling edges can be selected.

The valid edge is detected through sampling at a count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid edge is detected twice. As a result, noise with a short pulse width can be eliminated.

Remark n = 0 to 5





Figure 7-8. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register

Figure 7-9. Configuration for Pulse Width Measurement with Free-Running Counter






Figure 7-10. Timing of Pulse Width Measurement with Free-Running Counter and One Capture Register (with Both Edges Specified)

(2) Measurement of two pulse widths with free-running counter

The pulse widths of two signals respectively input to the TI0n0 pin and the TI0n1 pin can be simultaneously measured when 16-bit timer counter 0n (TM0n) is used as a free-running counter (refer to **Figure 7-11**).


When the edge specified by bits 4 and 5 (ESn00, ESn01) of prescaler mode register 0n (PRM0n) is input to the TI0n0 pin, the value of the TM0n register is loaded to 16-bit timer capture/compare register 0n1 (CR0n1) and an external interrupt request signal (INTTM0n1) is set.


When the edge specified by bits 6 and 7 (ESn10 and ESn11) of the PRM0n register is input to the TI0n1 pin, the value of the TM0n register is loaded to 16-bit timer capture/compare register 0n0 and an external interrupt request signal (INTTM0n0) is set.

The edges of the TI0n0 and TI0n1 pins are specified by bits 4 and 5 (ESn00 and ESn01) and bits 6 and 7 (ESn10, ESn11) of the PRM0n register, respectively. The rising, falling, or both rising and falling edges can be specified.

The valid edge of the TI0n0 pin is detected through sampling at the count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid level is detected twice. As a result, noise with a short pulse width can be eliminated.

Remark n = 0 to 5





Capture operation (free-running mode)
 The following figure illustrates the operation of the capture register when the capture trigger is input.





Figure 7-12. CR0n1 Capture Operation with Rising Edge Specified

Figure 7-13. Timing of Pulse Width Measurement with Free-Running Counter (with Both Edges Specified)



(3) Pulse width measurement with free-running counter and two capture registers

When 16-bit timer counter 0n (TM0n) is used as a free-running counter (refer to **Figure 7-14**), the pulse width of the signal input to the TI0n0 pin can be measured.


When the edge specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register 0n (PRM0n) is input to the TI0n0 pin, the value of the TM0n register is loaded to 16-bit timer capture/compare register 0n1 (CR0n1) and an external interrupt request signal (INTTM0n1) is set.


The value of the TM0n register is also loaded to 16-bit timer capture/compare register 0n0 (CR0n0) when an edge inverse to the one that triggers capturing to the CR0n1 register is input.

The edge of the TI0n0 pin is specified by bits 4 and 5 (ESn00 and ESn01) of the PRM0n register. The rising or falling edge can be specified.

The valid edge of the TI0n0 pin is detected through sampling at a count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid edge is detected twice. As a result, noise with a short pulse width can be eliminated.

Caution If the valid edge of the TI0n0 pin is specified to be both the rising and falling edges, the CR0n0 register cannot perform capture operation.








Figure 7-15. Timing of Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)

(4) Pulse width measurement by restarting

When the valid edge of the TI0n0 pin is detected, the pulse width of the signal input to the TI0n0 pin can be measured by clearing the TM0n register and then resuming counting after loading the count value of 16-bit timer counter 0n (TM0n) to 16-bit timer capture/compare register 0n1 (CR0n1) (refer to **Figure 7-17**). The edge is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register 0n (PRM0n). The rising

or falling edge can be specified.

The valid edge is detected through sampling at a count clock cycle selected with the PRM0n register and the capture operation is not performed until the valid level is detected twice.

As a result, noise with a short pulse can be eliminated.

Caution If the valid edge of the TI0n0 pin is specified to be both the rising and falling edges, capture/compare register 0n0 (CR0n0) cannot perform a capture operation.





Figure 7-16. Control Register Settings for Pulse Width Measurement by Restarting

Figure 7-17. Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified)



7.4.4 Operation as external event counter

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the pins to the TI0n0 pin mode (see CHAPTER 4 PORT FUNCTIONS).
- <2> Set the CRC0n register (see Figure 7-18 for the setting value).
- <3> Set the count clock using the PRM0n register.
- <4> Set any value (except for 0000H) to the CRC0n0 register.
- <5> Enable the INTTM0n0 (or INTTM0n1) interrupt (see CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION for details).
- <6> Set the TMC0n register: Start operation (see Figure 7-18 for the setting value).

The external event counter counts the number of clock pulses input to the TI0n0 pin from an external source by using 16-bit timer counter 0n (TM0n).

Each time the valid edge specified by prescaler mode register 0n (PRM0n) has been input, the TM0n register is incremented.

When the count value of the TM0n register matches the value of 16-bit timer capture/compare register 0n0 (CR0n0), the TM0n register is cleared to 0 and an interrupt request signal (INTTM0n0) is generated.

Set the CR0n0 register to a value other than 0000H (one-pulse count operation is not possible).

The edge is specified by bits 4 and 5 (ESn00 and ESn01) of the PRM0n register. The rising, falling, or both the rising and falling edges can be specified.

The valid edge is detected through sampling at a count clock cycle of fxx/4, and the capture operation is not performed until the valid level is detected twice. As a result, noise with a short pulse width can be eliminated.

Cautions 1. When using the TM00 to TM03 registers as external event counters, the timer outputs (TO00 to TO03) cannot be used.

- ×
- 2. The value of the CR0n0 and CR0n1 registers cannot be changed during timer count operation. However, the CR0n1 register value can be changed in the PPG output mode. For details, refer to 7.4.2 PPG output operation.

Remark n = 0 to 5

(a) 16-bit timer mode control register 0n (TMC0n)									
					TMC0n3	TMC0n2	TMC0n1	OVF0n	
TMC0n	0	0	0	0	1	1	0/1	0]
									Clears and starts on match between TM0n and CR0n0
			(b) C	apture/co	ompare c	ontrol reg	jister On ((CRC0n)	
						CRC0n2	CRC0n1	CRC0n0	
CRC0n	0	0	0	0	0	0/1	0/1	0	
									CR0n0 used as compare register
 Remarks 1. 0/1: When these bits are reset to 0 or set to 1, other functions can be used together with the external event counter function. For details, refer to 7.3 (1) 16-bit timer mode control register 0n (TMC0n) and 7.3 (2) Capture/compare control register 0n (CRC0n). 2. n = 0 to 5 									

Figure 7-18. Control Register Settings in External Event Counter Mode





Figure 7-19. Configuration of External Event Counter

Figure 7-20. Timing of External Event Counter Operation (with Rising Edge Specified)



7.4.5 Square-wave output operation

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the count clock using the PRM0n register.
- <2> Set the CRC0n register (see Figure 7-21 for the setting value).
- <3> Set the TOC0n register (see **Figure 7-21** for the setting value).
- <4> Set any value (except for 0000H) to the CRC0n0 register.
- <5> Set the pins to the TOOn pin mode (see CHAPTER 4 PORT FUNCTIONS).
- <6> Enable the INTTM0n0 interrupt (see CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION for details).
- <7> Set the TMC0n register: Start operation (see Figure 7-21 for the setting value).

16-bit timer/event counter 0n can be used to output a square wave with any frequency at an interval specified by the count value set in advance to 16-bit timer capture/compare register 0n0 (CR0n0).

By setting bits 0 (TOE0n) and 1 (TOC0n1) of 16-bit timer output control register 0n (TOC0n) to 1, the output status of the TO0n pin is inverted at an interval set in advance to the CR0n0 register. In this way, a square wave of any frequency can be output.

 \star

 \star

Caution The value of the CR0n0 and CR0n1 registers cannot be changed during timer count operation. However, the CR0n1 register value can be changed in the PPG output mode. For details, refer to 7.4.2 PPG output operation.




Figure 7-21. Control Register Settings in Square-Wave Output Mode




Figure 7-22. Timing of Square-Wave Output Operation

7.4.6 One-shot pulse output operation

The one-shot pulse output is valid only for 16-bit timer/event counters 00, 01, 04, and 05.

16-bit timer/event counter 0n can output a one-shot pulse in synchronization with a software trigger or an external trigger (TI0k0 pin input).

★ Setting procedure

The basic operation setting procedure is as follows.

<1> Set the count clock using the PRM0m register.

- <2> Set the CRC0m register (see Figures 7-23 and 7-25 for the setting value).
- <3> Set the TOC0m register (see Figures 7-23 and 7-25 for the setting value).
- <4> Set any value to the CRC0m0 and CRC0m1 registers.
- <5> Set the pins to the TO0m0 pin mode (see CHAPTER 4 PORT FUNCTIONS).
- <6> Enable the INTTM0m0 interrupt (see CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION for details).
- <7> Set the TMC0m register: Start operation (see Figures 7-23 and 7-25 for the setting value).

(1) One-shot pulse output with software trigger (16-bit timer/event counters 00, 01, 04, and 05 only)

A one-shot pulse can be output from the TOOm pin by setting 16-bit timer mode control register 0m (TMC0m), capture/compare control register 0m (CRC0m), and 16-bit timer output control register 0m (TOC0m) as shown in Figure 7-23, and by setting bit 6 (OSPT0m) of the TOC0m register to 1 by software.

By setting the OSPT0m bit to 1, 16-bit timer/event counter 0m is cleared and started, and its output becomes active at the count value (N) set in advance to 16-bit timer capture/compare register 0m1 (CR0m1). After that, the output becomes inactive at the count value (M) set in advance to 16-bit timer capture/compare register 0m0 (CR0m0)^{Note}.

Even after the one-shot pulse has been output, the TM0m register continues its operation. To stop the TM0m register, the TMC0m3 and TMC0m2 bits of the TMC0m register must be set to 00.

- **Note** The case where N < M is described here. When N > M, the output becomes active with the CR0m0 register and inactive with the CR0m1 register.
- Cautions 1. Do not set the OSPT0m bit while the one-shot pulse is being output. To output the oneshot pulse again, wait until the current one-shot pulse output is completed.
 - 2. The value of the CR0m0 and CR0m1 registers cannot be changed during timer count operation. However, the CR0m1 register value can be changed in the PPG output mode. For details, refer to 7.4.2 PPG output operation.

Remark m = 0, 1, 4, 5k = 4, 5




Figure 7-23. Control Register Settings for One-Shot Pulse Output with Software Trigger




Figure 7-24. Timing of One-Shot Pulse Output Operation with Software Trigger

(2) One-shot pulse output with external trigger (16-bit timer/event counters 04 and 05 only)

A one-shot pulse can be output from the TO0k pin by setting 16-bit timer mode control register 0k (TMC0k), capture/compare control register 0k (CRC0k), and 16-bit timer output control register 0k (TOC0k) as shown in Figure 7-25, and by using the valid edge of the Tl0k0 pin as an external trigger.

The valid edge of the TI0k0 pin is specified by bits 4 and 5 (ESk00, ESk01) of prescaler mode register 0k (PRM0k). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TI0k0 pin is detected, the 16-bit timer/event counter is cleared and started, and the output becomes active at the count value set in advance to 16-bit timer capture/compare register 0k1 (CR0k1). After that, the output becomes inactive at the count value set in advance to 16-bit timer capture/compare register 0k0 (CR0k0)^{Note}.

- **Note** The case where N < M is described here. When N > M, the output becomes active with the CR0k0 register and inactive with the CR0k1 register.
- Cautions 1. Even if the external trigger is generated again while the one-shot pulse is output, it is ignored.
 - 2. The value of the CR0k0 and CR0k1 registers cannot be changed during timer count operation. However, the CR0k1 register value can be changed in the PPG output mode. For details, refer to 7.4.2 PPG output operation.

Remark k = 4, 5

*




Figure 7-25. Control Register Settings for One-Shot Pulse Output with External Trigger





Figure 7-26. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)

7.4.7 Cautions

(1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because 16-bit timer counter 0n (TM0n) is started asynchronously to the count pulse.





(2) Setting 16-bit timer capture/compare register (in the mode in which clear & start occurs upon match between TM0n register and CR0n0 register)

Set 16-bit timer capture/compare registers 0n0 and 0n1 (CR0n0 and CR0n1) to a value other than 0000H (when using these registers as event counters, one-pulse count operation is not possible).

(3) Data hold timing of capture register

If the valid edge of the TI0n0 pin is input while 16-bit timer capture/compare register 0n1 (CR0n1) is read, the CR0n1 register performs capture operation, but the capture value at this time is not guaranteed. However, the interrupt request signal (INTTM0n1) is generated as a result of detection of the valid edge.




Figure 7-28. Data Hold Timing of Capture Register

(4) Setting valid edge

Before setting the valid edge of the TI0n0 pin, stop the timer operation by setting bits 2 and 3 (TMC0n2 and TMC0n3) of 16-bit timer mode control register 0n to 0, 0. Set the valid edge by using bits 4 and 5 (ESn00 and ESn01) of prescaler mode register 0n (PRM0n).

(5) Re-triggering one-shot pulse (TM00, TM01, TM04, TM05)

(a) One-shot pulse output by software

When a one-shot pulse is output, do not set the OSPT0m bit to 1. Do not output the one-shot pulse again until INTTM0m0, which occurs upon match with the CR0m0 register, or INTTM0m1, which occurs upon match with the CR0m1 register, occurs.

Remark m = 4, 5

(b) One-shot pulse output with external trigger

If the external trigger occurs again while a one-shot pulse is output, it is ignored.

(c) One-shot pulse output function

When using the one-shot pulse output of timer 0 with a software trigger, do not change the level of the TI0m0 pin or its alternate function port pin.

Because the external trigger is effective even in this case, the timer is cleared and started even with the TI0m0 pin or its alternate function port pin level, resulting in the output of a pulse at an undesired timing.

Remark m = 4, 5

(6) Operation of OVF0n flag

(a) Setting of OVF0n flag

The OVF0n flag is set to 1 in the following case in addition to when the TM0n register overflows.

Select the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register. \downarrow

Set the CR0n0 register to FFFFH

⊥

When the TM0n register is cleared from FFFFH to 0000H upon match with the CR0n register




Figure 7-29. Operation Timing of OVF0n Flag

(b) Clearing of OVF0n flag

After the TM0n register overflows, clearing OVF0n flag is invalid and set again even if the OVF0n flag is cleared before the next count clock is counted (before TM0n register becomes 0001H).

Remark n = 0 to 5

(7) Conflict between read period and capture trigger input

If the read period conflicts with the capture trigger input when 16-bit timer capture/compare registers 0n0 and 0n1 (CR0n0 and CR0n1) are being used as capture registers, the capture trigger input has priority and the read data of the CR0n0 and CR0n1 registers becomes undefined.

Remark n = 0 to 5

(8) Timer operation

(a) CR0n1 register capture

Even if 16-bit timer counter 0n (TM0n) is read, the read data cannot be captured into 16-bit timer capture/compare register 0n1 (CR0n1).

(b) TI0n0, TI0n1 pin acknowledgement

Regardless of the CPU's operation mode, if the timer is stopped, signals input to the TI0n0 and TI0n1 pins are not acknowledged.

(c) One-shot pulse output (16-bit timer/event counters 00, 01, 04, and 05 only)

One-shot pulse output operates normally in either the free-running mode or the mode in which clear & start occurs on the valid edge of the TI0k0 pin. Because no overflow occurs in the mode in which clear & start occurs upon match between the TM0m register and the CR0m0 register, one-shot pulse output is not possible.

Remark n = 0 to 5 m = 0, 1, 4, 5 k = 4, 5

(9) Capture operation

(a) If valid edge of TI0n0 is specified for count clock

If the valid edge of TI0n0 is specified for the count clock, the capture register that specified TI0n0 as the trigger does not operate normally.

(b) If both rising and falling edges are selected for valid edge of TI0n0

If both the rising and falling edges are selected for the valid edge of TI0n0, capture operation is not performed.

(c) To ensure that signals from TI0n1 and TI0n0 are correctly captured

For the capture trigger to capture the signals from TI0n1 and TI0n0 correctly, a pulse longer than two of the count clocks selected by prescaler mode register 0n (PRM0n) is required.

(d) Interrupt request input

Although a capture operation is performed at the falling edge of the count clock, an interrupt request signal (INTTM0n0, INTTM0n1) is generated at the rising edge of the next count clock.

Remark n = 0 to 5

(10) Compare operation

(a) When overwriting CR0n1 register during timer operation in PPG output mode

When overwriting 16-bit timer capture/compare register 0n1 (CR0n1) while the timer is operating, if the new value is close to and larger than the timer value, match interrupt request generation may not be performed normally.

(b) When setting CR0n0, CR0n1 to compare mode

When set to the compare mode, the CR0n0 and CR0n1 registers do not perform capture operation even if a capture trigger is input.

Caution The value of the CR0n0 register cannot be changed during timer operation. The value of the CR0n1 register cannot be changed during timer operation other than in the PPG output mode. To change the CR0n1 register in the PPG output mode, refer to 7.4.2 PPG output operation.

Remark n = 0 to 5

(11) Edge detection

★

(a) When TI0n0 pin or TI0n1 pin is high level immediately following system reset

When the TI0n0 or TI0n1 pin is high level immediately after a system reset, if either the rising edge or both edges of the TI0n0 pin or TI0n1 pin is specified as the valid edge and 16-bit timer counter 0n (TM0n) operation is enabled, the immediately following rising edge is detected. Care is therefore required when pulling up the TI0n0 pin or the TI0n1 pin. However, once the timer is stopped and the operation enabled again, the rising edge is not detected.

(b) Sampling clock for noise elimination

The sampling clock for noise elimination differs depending on whether the valid edge of TI0n0 is used for the count clock or as a capture trigger. In the former case, sampling is performed using fxx/4, and in the latter case, sampling is performed using the count clock selected by prescaler mode register 0n (PRM0n). The first capture operation does not start until the valid edges are sampled and two valid levels are detected, thus eliminating noise with a short pulse width.

Remarks 1. fxx: Internal system clock frequency

2. n = 0 to 5

CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51

★ Two 8-bit timer/event counter 50 and 51 channels are incorporated in each product.

Product Name	V850ES/KF1	V850ES/KG1	V850ES/KJ1	
Number of channels	2	channels (TM50, TM5	51)	

8.1 Functions

8-bit timer/event counter 5n has the following two modes (n = 0, 1).

- Mode using 8-bit timer/event counter alone (individual mode)
- Mode using cascade connection (16-bit resolution: cascade connection mode)

These two modes are described below.

(1) Mode using 8-bit timer/event counter alone (individual mode)

8-bit timer/event counter 5n operates as an 8-bit timer/event counter. The following functions can be used.


- Interval timer
- External event counter
- Square-wave output
- PWM output

(2) Mode using cascade connection (16-bit resolution: cascade connection mode)

8-bit timer/event counters 50 and 51 operate as a 16-bit timer/event counter by connecting the TM50 and TM51 registers in cascade. The following functions can be used.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square-wave output with 16-bit resolution

The block diagram of 8-bit timer/event counters 50 and 51 is shown next.





8.2 Configuration

8-bit timer/event counters 50 and 51 consist of the following hardware.

Item	Configuration
Timer registers	8-bit timer counters 50 and 51 (TM50, TM51) 16-bit timer counter 5 (TM5): Only when using cascade connection
Registers	8-bit timer compare registers 50, 51 (CR50, CR51) 16-bit timer compare register 5 (CR5): Only when using cascade connection
Timer output	TO50, TO51
Control registers ^{Note}	Timer clock selection registers 50, 51 (TCL50, TCL51) Timer clock selection register 5 (TCL5): Only when using cascade connection 8-bit timer mode control registers 50, 51 (TMC50, TMC51) 16-bit timer mode control register 5 (TMC5): Only when using cascade connection

Note When using the functions of the TI5n and TO5n pins, refer to Table 4-28 Settings When Port Pins Are Used for Alternate Functions.

(1) 8-bit timer counters 50 and 51 (TM50, TM51)

The TM5n register is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

Through cascade connection, the TM5n registers can be used as a 16-bit timer.

When using the TM50 register and the TM51 register in cascade as a 16-bit timer, these registers can be read by a 16-bit memory manipulation instruction. However, because these registers are connected by an internal 8-bit bus, the TM50 register and TM51 register must be read divided into two times. Therefore, read these registers twice and compare the values, taking into consideration that the reading occurs during a count change.

In the following cases, the count value becomes 00H.

- RESET input
- When the TCE5n bit of 8-bit timer mode control register 5n (TMC5n) is cleared
- The TM5n register and CR5n register match in the mode in which clear & start occurs on a match between the TM5n register and 8-bit timer compare register 5n (CR5n)

Caution When connected in cascade, these registers become 00H even when the TCE50 bit in the lowest timer (TM50) is cleared.

Remark n = 0, 1

(2) 8-bit timer compare registers 50 and 51 (CR50, CR51)

The CR5n register can be read and written by an 8-bit memory manipulation instruction.

In a mode other than the PWM mode, the value set to the CR5n register is always compared to the count value of 8-bit counter 5n (TM5n), and if the two values match, an interrupt request signal (INTTM5n) is generated.

In the PWM mode, TM5n register overflow causes the TO5n pin output to change to the active level, and when the values of the TM5n register and the CR5n register match, the TO5n pin output changes to the inactive level.

The value of the CR5n register can be set in the range of 00H to FFH.

When using the TM50 register and TM51 register in cascade as a 16-bit timer, the CR50 register and CR51 register operate as 16-bit timer compare register 5 (CR5). The counter value and register value are compared in 16-bit lengths, and if they match, an interrupt request (INTTM50) is generated.

- Cautions 1. In the mode in which clear & start occurs upon a match of the TM5n register and CR5n register (TMC5n6 =0), do not write a different value to the CR5n register during the count operation.
 - 2. In the PWM mode, set the CR5n register rewrite interval to three or more count clocks (clock selected with timer clock selection register 5n (TCL5n)).
 - 3. Before changing the value of the CR5n register when using a cascade connection, be sure to stop the timer operation.

Remark n = 0, 1

8.3 Control Registers

The following two registers are used to control 8-bit timer/event counter 5n.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)

Remark To use the functions of the TI5n and TO5n pins, refer to Table 4-28 Settings When Port Pins Are Used for Alternate Functions.

(1) Timer clock selection registers 50 and 51 (TCL50, TCL51)

These registers set the count clock of 8-bit timer/event counter 5n and the valid edge of the TI5n pin input. The TCL5n register is set by an 8-bit memory manipulation instruction. RESET input clears this register to 00H.

	7	6	5	4	3	2	1	0		
TCL5n 0		0	0	0	0	TCL5n2	TCL5n1	TCL5n0		
(n = 0, 1)										
	TCL5n2	TCL5n1	TCL5n0	Count clock selection ^{Note}						
				Clock						
						16 MHz	8	MHz		
	0	0	0	Falling edge of TI5n		-		-		
	0	0	1	Rising edge of TI5n		-		-		
0		1	0	fxx		62.5 ns	125 n	s		
0		1	1	fxx/2		125 ns	250 n	s		
	1		0	fxx/4		250 ns	0.5 μ	s		
	1		1	fxx/64		4 µs	8 µs			
1 1		1	0	fxx/256		16 μs 32 μs		3		
	1	1	1	INTTM010		_		-		
Note When the i $V_{DD} = 4.0 \text{ t}$ $V_{DD} = 2.7 \text{ t}$	o 5.5 V: C	ount cloc	k ≤ 10 N	1Hz	atisfy th	e following	condition	S.		
			_							
Caution Before	overwriti	ng the T	CL5n re	gister with	differe	nt data, ste	op the tin	ner operation.		

(2) 8-bit timer mode control registers 50 and 51 (TMC50, TMC51)

The TMC5n register performs the following six settings.

- Controls counting by 8-bit timer counters 50 and 51 (TM50, TM51)
- Selects the operation mode of the TM50 and TM51 registers
- Selects the individual mode or cascade connection mode
- Sets the status of the timer output flip-flop
- Controls the timer output flip-flop or selects the active level in the PWM (free-running) mode
- Controls timer output

The TMC50 and TMC51 registers are set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears these registers to 00H.

	-	<u>^</u>	-		6	~		.0		
TMC5n	<7> TCE5n	6 TMC5n6	5	4 TMC514 ^{Note}	3 LVS5n	2 LVR5n	1 TMC5n1	<0> TOE5n		
(n = 0, 1)	TOESIT	TNICSHO	0	1100514	LVSSII	LVHJII	TWC5III	TOESIT		
(11 = 0, 1)	TCE5n Control of count operation of 8-bit timer/event counter 5n									
	0	Counting is disabled after the counter is cleared to 0 (counter disabled)								
	1	Start count operation								
	TMC5n6 Selection of operation mode of 8-bit timer/event counter 5n									
	0	Mode in wh	ich clear &	start occurs or	match betw	veen TM5n re	egister and C	R5n register		
	1	PWM (free	e-running) mode						
	r	1								
	TMC514			mode or casca	de connectio	n mode for 8	-bit timer/ever	nt counter 51		
	0	Individual								
	1	Cascade	connectio	on mode (con	nected wit	n IM50)				
	LVS5n	LVR5n Setting of status of timer output F/F								
	0	0 Unchanged								
	0	1 Reset timer output F/F to 0								
	1	0 Set timer output F/F to 1								
	1	1 Setting prohibited								
	TMC5n1	Other th	Other than PWM (free-running) PWM (free-running) mode					mode		
		-	mode (TMC5n6 = 0) (TMC5n6 = 1)							
			Controls t				s active lev	el		
	0		Disable inversion operation High active							
	1	Enable inversion operation Low active								
	TOE5n			Time	er output c	ontrol				
	0	Disable or	utput (TO							
	1	Disable output (TO5n pin is low level) Enable output								
lote Bit 4 of the	TMC50 r	1).]		
Cautions 1. Be		-			ernate fu	Inctions	of the sar	ne pin, only		
be	used at o	ne time.								
				-				he PWM mo		
				it and TOE						
		-			not rewr	ite the TI	MC5n6 bi	t and the LV		
	Hon bits a	at the sam	ie time.							
			MCEne	bit or TMC	51/ hit	ston the	timer one	ration		

3. The values of the TMC5n6, LVS5n, LVR5n, TMC5n1, and TOE5n bits are reflected to the TO5n output regardless of the TCE5n value.

8.4 Operation

8.4.1 Operation as interval timer (8 bits)

8-bit timer/event counter 5n operates as an interval timer that repeatedly generates interrupts at the interval of the count value preset in 8-bit timer compare register 5n (CR5n). If the count value in 8-bit timer counter 5n (TM5n) matches the value set in the CR5n register, the value of the TM5n register is cleared to 0 and counting is continued, and at the same time, an interrupt request signal (INTTM5n) is generated.

Setting method

<1> Set each register.


- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation and selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register (TMC5n register = 0000xx00B, ×: don't care).
- <2> When the TCE5n bit of the TMC5n register is set to 1, the count operation starts.
- <3> When the values of the TM5n register and CR5n register match, INTTM5n is generated (TM5n register is cleared to 00H).
- <4> Then, INTTM5n is repeatedly generated at the same interval. To stop counting, set TCE5n = 0.

Interval time = $(N + 1) \times t$: N = 00H to FFH

Caution During interval timer operation, do not rewrite the value of the CR5n register.

Remark n = 0, 1








Figure 8-2. Timing of Interval Timer Operation (2/2)

8.4.2 Operation as external event counter (8 bits)

The external event counter counts the number of clock pulses input to the TI5n pin from an external source by using 8-bit timer counter 5n (TM5n).

Each time the valid edge specified by timer clock selection register 5n (TCL5n) is input to the TI5n pin, the TM5n register is incremented. Either the rising edge or the falling edge can be specified as the valid edge.

When the count value of the TM5n register matches the value of 8-bit timer compare register 5n (CR5n), the TM5n register is cleared to 0 and an interrupt request signal (INTTM5n) is generated.

Setting method

<1> Set each register.

- TCL5n register: Selects the TI5n input edge.
 - Falling edge of TI5n pin \rightarrow TLC5n = 00H
 - Rising edge of TI5n pin \rightarrow TCL5n = 01H
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, disables timer output F/F inversion operation, and disables timer output.
 - (TMC5n register = 0000xx00B, ×: don't care)
- <2> When the TCE5n bit of the TMC5n register is set to 1, the counter counts the number of pulses input from TI5n.
- <3> When the values of the TM5n register and CR5n register match, INTTM5n is generated (TM5n register is cleared to 00H).
- <4> Then, INTTM5n is generated each time the values of the TM5n register and CR5n register match.

INTTM5n is generated when the valid edge of TI5n is input N + 1 times: N = 00H to FFH

Caution During external event counter operation, do not rewrite the value of the CR5n register.

Remark n = 0, 1

Figure 8-3. Timing of External Event Counter Operation (with Rising Edge Specified)

TI5n	
TM5n count value	00 HX01HX02HX03HX04HX05HX $\frac{5}{2}$ XN – 1XNX00HX01HX02HX03HX
	Count start
CR5n	<u>, N</u>
TCE5n	<u>5;</u>
INTTM5n	
Remark n :	= 0, 1

8.4.3 Square-wave output operation (8-bit resolution)

A square wave with any frequency can be output at an interval specified by the value preset in 8-bit timer compare register 5n (CR5n).

By setting the TOE5n bit of 8-bit timer mode control register 5n (TMC5n) to 1, the output status of the TO5n pin is inverted at an interval specified by the count value preset in the CR5n register. In this way, a square wave of any frequency can be output (duty = 50%) (n = 0, 1).

Setting method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register.

LVS5n	LVR5n	Timer Output F/F Status Setting
1	0	High-level output
0	1	Low-level output

Enables timer output F/F inversion operation, and enables timer output. (TMC5n register = 00001011B or 00000111B)

- <2> When the TCE5n bit of the TMC5n register is set to 1, counting starts.
- <3> When the values of the TM5n register and CR5n register match, the timer output F/F is inverted. Moreover, INTTM5n is generated and the TM5n register is cleared to 00H.
- <4> Then, the timer F/F is inverted during the same interval and a square wave is output from the TO5n pin.

Frequency =
$$\frac{1/2t(N + 1)}{t(n + 1)}$$
: N = 00H to FFH

Caution Do not rewrite the value of the CR5n register during square-wave output.




Figure 8-4. Timing of Square-Wave Output Operation

8.4.4 8-bit PWM output operation

By setting the TMC5n6 bit of 8-bit timer mode control register 5n (TMC5n) to 1, 8-bit timer/event counter 5n performs PWM output.

Pulses with a duty factor determined by the value set in 8-bit timer compare register 5n (CR5n) are output from the TO5n pin.

Set the width of the active level of the PWM pulse in the CR5n register. The active level can be selected using the TMC5n1 bit of the TMC5n register.

The count clock can be selected using timer clock selection register 5n (TCL5n).

PWM output can be enabled/disabled by the TOE5n bit of the TMC5n register.

Caution The CR5n register rewrite interval must be three or more operation clocks (set by the TCL5n register).

(1) Basic operation of PWM output

Setting method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects PWM mode, and leave timer output F/F unchanged.

TMC5n1	Active Level Selection
0	Active-high
1	Active-low

Timer output enabled

(TMC5n register = 01000001B or 01000011B)

<2> When the TCE5n bit of the TMC5n register is set to 1, counting starts.

PWM output operation


- <1> When counting starts, PWM output (output from the TO5n pin) outputs the inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level set by setting method <1> is output. The active level is output until the value of the CR5n register and the count value of 8-bit timer counter 5n (TM5n) match.
- <3> When the value of the CR5n register and the count value match, the inactive level is output and continues to be output until an overflow occurs again.
- <4> Then, steps <2> and <3> are repeated until counting is stopped.
- <5> When counting is stopped by setting TCE5n to 0, PWM output becomes inactive.

Cycle = 2^{8} t, active level width = Nt, duty = N/ 2^{8} : N = 00H to FFH

Remark n = 0, 1


(a) Basic operation of PWM output





(b) Operation based on CR5n register transitions





8.4.5 Operation as interval timer (16 bits)

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are provided with a 16-bit register that can be used only during cascade connection.

The 16-bit resolution timer/event counter mode is selected by setting the TMC514 bit of 8-bit timer mode control register 51 (TMC51) to 1.

8-bit timer/event counter 5n operates as an interval timer by repeatedly generating interrupts using the count value preset in 16-bit timer compare register 5 (CR5) as the interval.

Setting method

<1> Set each register.

- TCL50 register: Selects the count clock (t)
 - (The TCL51 register does not need to be set in cascade connection)
- CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
- CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)
- TMC50, TMC51 register: Selects the mode in which clear & start occurs on a match between TM5


register and CR5 register (x: don't care)

- TMC50 register = 0000xx00B
- TMC51 register = 0001xx00B
- <2> Set the TCE51 bit of the TMC51 register to 1. Then set the TCE50 bit of the TMC50 register to 1 to start the count operation.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, INTTM50 is generated (the TM5 register is cleared to 0000H).
- <4> INTTM50 is then generated repeatedly at the same interval.

Interval time = $(N + 1) \times t$: N = 0000H to FFFH

- Cautions 1. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 at operation start and then set the TCE50 bit to 1. When operation is stopped, set the TCE50 bit to 0 and then set the TCE51 bit to 0.
 - 2. During cascade connection, TI50 input, TO50 output, and INTTM50 signal output are used while TI51 input, TO51 output, and INTTM51 signal output are not, so set bits LVS51, LVR51, TMC511, and TOE51 to 0.
 - 3. Do not change the value of the CR5 register during timer operation.

Figure 8-35 shows a timing example of the cascade connection mode with 16-bit resolution.





8.4.6 Operation as external event counter (16 bits)

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are provided with a 16-bit register that can be used only during cascade connection.

The 16-bit resolution timer/event counter mode is selected by setting the TMC514 bit of 8-bit timer mode control register 51 (TMC51) to 1.

The external event counter counts the number of clock pulses input to the TI50 pin from an external source using 16-bit timer counter 5 (TM5).

Setting method

- <1> Set each register.
 - TCL50 register: Selects the TI50 input edge.
 - (The TCL51 register does not have to be set during cascade connection.)
 - Falling edge of TI50 \rightarrow TCL50 = 00H
 - Rising edge of TI50 \rightarrow TCL50 = 01H
 - CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
 - CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)
 - TMC50, TMC51 registers: Stops count operation, selects the clear & stop mode entered on a match between the TM5 register and CR5 register, disables timer output F/F inversion, and disables timer output.
 - (x: don't care)
 - TMC50 register = 0000xx00B
 - TMC51 register = 0001xx00B
- <2> Set the TCE51 bit of the TMC51 register to 1. Then set the TCE50 bit of the TMC50 register to 1 and count the number of pulses input from TI50.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, INTTM50 is generated (the TM5 register is cleared to 0000H).
- <4> INTTM50 is then generated each time the values of the TM5 register and CR5 register match.

INTTM50 is generated when the valid edge of TI50 is input N + 1 times: N = 0000H to FFFFH

- Cautions 1. During external event counter operation, do not rewrite the value of the CR5n register.
 - 2. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 and then set the TCE50 bit to 1. When operation is stopped, set the TCE50 bit to 0 and then set the TCE51 bit to 0 (n = 0, 1).
 - 3. During cascade connection, TI50 input and INTTM50 signal output are used while TI51 input, TO51 output, and INTTM51 signal output are not, so set bits LVS51, LVR51, TMC511, and TOE51 to 0.
 - 4. Do not change the value of the CR5 register during external counter operation.

8.4.7 Square-wave output operation (16-bit resolution)

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are provided with a 16-bit register that can be used only during cascade connection.

The 16-bit resolution timer/event counter mode is selected by setting the TMC514 bit of 8-bit timer mode control register 51 (TMC51) to 1.

8-bit timer/event counter 5n outputs a square wave of any frequency using the interval preset in 16-bit timer compare register 5 (CR5).

Setting method

<1> Set each register.

- TCL50 register: TCL50 selects the count clock (t)
 - (The TCL51 register does not have to be set in cascade connection)
- CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
- CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)
- TMC50, TCM51 registers: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5 register and CR5 register.

LVS50	LVR50	Timer Output F/F Status Settings
1	0	High-level output
0	1	Low-level output

Enables timer output F/F inversion, and enables timer output.

TMC50 register = 00001011B or 00000111B

TMC51 register = 00010000B

- <2> Set the TCE51 bit of the TMC51 register to 1. Then set the TCE50 bit of the TMC50 register to 1 to start the count operation.
- <3> When the values of the TM5 register and the CR5 register connected in cascade match, the TO50 timer output F/F is inverted. Moreover, INTTM50 is generated and the TM5 register is cleared to 0000H.
- <4> Then, the timer F/F is inverted during the same interval and a square wave is output from the TO50 pin.


Frequency = 1/2t(N + 1): N = 0000H to FFFFH

8.4.8 Cautions

(1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because 8-bit timer counter 5n (TM5n) is started asynchronously to the count pulse.





CHAPTER 9 8-BIT TIMERS H0 AND H1

Two 8-bit timer H0 and H1 channels are incorporated in each product.

Product Name	V850ES/KF1	V850ES/KG1	V850ES/KJ1
Number of channels	2 c	H1)	

9.1 Functions

*

8-bit timers H0 and H1 have the following functions.

- Interval timer with 8-bit accuracy
- PWM pulse generator mode with 8-bit accuracy
- Carrier generator mode with 8-bit accuracy

9.2 Configuration

8-bit timers H0 and H1 consist of the following hardware.

Table 9-1. Configuration of 8-B	it Timers H0 and H1
---------------------------------	---------------------

Item	Configuration
Timer registers	8-bit timer counter Hn: 1 each
Register	8-bit timer H compare register n0 (CMPn0): 1 each 8-bit timer H compare register n1 (CMPn1): 1 each
Timer outputs	1 each (TOHn)
Control registers ^{Note}	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register n (TMCYCn)

Note To use the TOHn pin function, refer to Table 4-28 Settings When Port Pins Are Used for Alternate Functions.

Remark n = 0, 1

Figure 9-1 shows the block diagram.




Figure 9-1. Block Diagram of 8-Bit Timers H0 and H1

(1) 8-bit timer H compare register n0 (CMPn0)

The CMPn0 register can be read and written by an 8-bit memory manipulation instruction. RESET input clears CMPn0 to 00H.

7 6 5 4 3 2 1 0 CMPn0	After res	set: 00H	R/W	Address	: FFFFF58	32H, FFFFF	592H		
CMPn0		7	6	5	4	3	2	1	0
	CMPn0								

Caution Rewriting the CMPn0 register during timer count operation is prohibited.

Remark n = 0, 1

(2) 8-bit timer H compare register n1 (CMPn1)

The CPMn1 register can be read and written by an 8-bit memory manipulation instruction. RESET input clears CMPn1 to 00H.

After res	et: 00H	R/W	Address	FFFF58	3H, FFFFF	593H		
	7	6	5	4	3	2	1	0
CMPn1								
		1						۱

The CMPn1 register can be rewritten during timer count operation.

After the CMPn1 register is set, if the count value of 8-bit timer counter Hn and the value of the CMPn1 register match, an interrupt request signal (INTTMHn) is generated. At the same time, the value of 8-bit timer counter Hn is cleared to 00H.

If the value of the CMPn1 register is rewritten during timer operation, the reload timing is when the count value of 8-bit timer counter Hn and the value of the CMPn1 register match. If the transfer timing and write to the CMPn1 register from the CPU conflict, transfer is not performed.

Caution In the PWM pulse generator mode and carrier generator mode, be sure to set the CMPn1 register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMPn1 register).

9.3 Control Registers

The registers that control 8-bit timers H0 and H1 are as follows.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register n (TMCYCn)
- Remarks 1. To use the TOHn pin function, refer to Table 4-28 Settings When Port Pins Are Used for Alternate Functions.

2. n = 0, 1

(1) 8-bit timer H mode registers 0 and 1 (TMHMD0, TMHMD1)
 These registers control the mode of the 8-bit timers H0 and H1.
 TMHMD0 and TMHMD1 registers are set by an 8-bit or 1-bit memory manipulation instruction.
 RESET input clears TMHMD0 and TMHMD1 to 00H.

After reset: 00H R/W Address: FFFFF580H <7> 6 5 4 3 2 <0> 1 TMHMD0 TMHE0 CKSH02 CKSH01 CKSH00 TMMD01 TMMD00 TOLEV0 TOEN0 TMHE0 8-bit timer H0 operation enable 0 Stop timer count operation (8-bit timer counter H0 = 00H) 1 Enable timer count operation (Counting starts when clock is input) CKSH02 CKSH01 CKSH00 Selection of count clock Count clock^{Note} fxx = 16.0 MHz0 0 0 fxx 62.5 ns 0 0 1 fxx/2 125 ns 0 1 0 fxx/4 250 ns 0 1 1 fxx/16 1 μs 1 0 0 fxx/64 4 μs 1 0 1 fxx/1024 64 μs Other than above Setting prohibited TMMD01 TMMD00 8-bit timer H0 operation mode 0 0 Interval timer mode 0 1 Carrier generator mode 1 0 PWM pulse generator mode 1 1 Setting prohibited **TOLEV0** Timer output level control (default) 0 Low level 1 High level TOEN0 Timer output control 0 Disable output 1 Enable output Note Set so as to satisfy the following conditions. V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz V_{DD} = 2.7 V to 4.0 V: Count clock \leq 5 MHz

(a) 8-bit timer H mode register 0 (TMHMD0)

Cautions 1. When TMHE0 = 1, setting bits other than those of the TMHMD0 register is prohibited.
2. In the PWM pulse generator mode and carrier generator mode, be sure to set 8-bit timer H compare register 01 (CMP01) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to the CMP01 register).

3. When using the carrier generator mode, set the TMH0 count clock frequency to six times the TM50 count clock frequency or higher.

(b) 8-bit timer H mode register 1 (TMHMD1)

	3 0 TMMD11 er H1 operati -bit timer cou	2 TMMD10 on enable	1 TOLEV1	<0>						
TMHMD1 TMHE1 CKSH12 CKSH11 CKSH1 TMHE1 8-bit tim	0 TMMD11 er H1 operati -bit timer cou	TMMD10		-						
TMHMD1 TMHE1 CKSH12 CKSH11 CKSH1 TMHE1 8-bit tim	0 TMMD11 er H1 operati -bit timer cou	TMMD10		-						
TMHE1 8-bit tim	er H1 operati -bit timer cou		_							
	-bit timer cou	on enable								
	-bit timer cou		8-bit timer H1 operation enable							
	(Counting sta	top timer count operation (8-bit timer counter H1 = 00H)								
1 Enable timer count operation	(eeeaning ea	nable timer count operation (Counting starts when clock is input)								
CKSH12 CKSH11 CKSH10	Selection	n of count o	clock							
Co	unt clock ^{Note}		fxx = 16.0) MHz						
0 0 0	fxx		62.5 n	s						
0 0 1	fxx/2		125 ns	5						
0 1 0	fxx/4		250 ns							
	fxx/16		1 μs							
	fxx/64		4 μs							
		⊤ (subclock	,							
Other than above	Set	ting prohib	lted							
TMMD11 TMMD10 8-	bit timer H1 o	poration m	odo							
0 0 Interval timer mod			oue							
0 1 Carrier generator										
1 1 Setting prohibited										
TOLEV1 Timer output	Timer output level control (default)									
0 Low level	ow level									
1 High level	High level									
TOEN1 Time	er output cont	rol								
0 Disable output	Disable output									
1 Enable output										
Note Set so as to satisfy the following conditions. $V_{DD} = 4.0$ to 5.5 V: Count clock ≤ 10 MHz $V_{DD} = 2.7$ V to 4.0 V: Count clock ≤ 5 MHz										
Cautions 1. When TMHE1 = 1, setting bits othe 2. In the PWM pulse generator mode timer H compare register 11 (CMP 1) after the timer count operation even if setting the same value to th 3. When using the carrier generator times the TM51 count clock freque	e and carrie 11) when st was stopp ne CMP11 r mode, set t	er genera arting tin bed (TMH egister). the TMH1	tor mode ner count E1 = 0) (e, be sure to set 8- t operation (TMHE be sure to set ag						

 \star

(2) 8-bit timer H carrier control register n (TMCYCn)

This register controls the 8-bit timer Hn remote control output and carrier pulse output status. TMCYCn register is set by an 8- bit or 1-bit memory manipulation instruction. The NRZn bit is a read-only bit. RESET input clears TMCYCn to 00H.

Remark n = 0, 1

After res	R/W	Address	: FFFFF58	1H, FFFF	F591H			
	7	6	5	4	3	2	1	0
TMCYCn	0	0	0	0	0	RMCn	NRZBn	NRZn
(n = 0, 1)								
	RMCn	NRZBn		Re	mote cont	rol output		
	0	0	0 Low level output					
	0	1	1 High level output					
	1	0	0 Low level output					
	1	1	1 Carrier pulse output					
	NRZn		Carrier pulse output status flag					
	0	Carrier ou	Carrier output disabled status (low level status)					
	1	Carrier ou	Carrier output enable status					

9.4 Operation

8-bit timers H0 and H1 can operate in the following three modes.

- Interval timer mode
- Carrier generator mode
- PWM pulse generator mode

Caution Rewriting the values of 8-bit timer H compare registers 00 and 10 (CMP00 and CMP10) while 8-bit timers H0 and H1 are operating is prohibited.

9.4.1 Operation as interval timer

When the count value of 8-bit timer counter Hn and the value of 8-bit timer H compare register n0 (CMPn0) match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.


8-bit timer H compare register n1 (CMPn1) cannot be used in the interval timer mode. Even if the CMPn1 register is set, this has no effect on the timer output because matches between 8-bit timer counter Hn and the CMPn1 register are not detected.

(1) Usage method

The INTTMHn signal is repeatedly generated in the same interval.


<1> Set each register.





<2> When TMHEn = 1 is set, counting starts.


<3> When the count value of 8-bit timer counter Hn and the value of the CMPn0 register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.




<4> Then, the INTTMHn signal is generated in the same interval. To stop the count operation, set the TMHEn bit to 0.

(2) Timing chart

The timing in the interval timer mode is as follows.









9.4.2 PWM pulse generator mode operation

In the PWM mode, a pulse of any duty and cycle can be output.

8-bit timer H compare register n0 (CMPn0) controls the timer output (TOHn) cycle. Rewriting the CMPn0 register during timer operation is prohibited.

8-bit timer H compare register n1 (CMPn1) controls the timer output (TOHn) duty. The CMPn1 register can be rewritten during timer operation.

The operation in the PWM mode is as follows.

After timer counting starts, when the count value of 8-bit timer counter Hn and the value of the CMPn0 register match, the TOHn output becomes active and 8-bit timer counter Hn is cleared to 00H. When the count value of 8-bit timer counter Hn and the CMPn1 register match, TOHn output becomes inactive.

(1) Usage method

In the PWM mode, a pulse of any duty and cycle can be output.

<1> Set each register.




Figure 9-4. Register Settings in PWM Pulse Generator Mode

<2> When TMHEn = 1 is set, counting starts.

- <3> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the value of the CMPn0 register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and the TOHn output becomes active. At the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <4> When the count value of 8-bit timer counter Hn and the value of the CMPn1 register match, the TOHn output becomes inactive, and at the same time the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> A pulse of any duty ratio can be obtained through the repetition of steps <3> and <4> above.
- <6> To stop the count operation, set TMHEn = 0.

Designating the setting value of the CMPn0 register as (N), the setting value of the CMPn1 register as (M), and the count clock frequency as f_{CNT} , the PWM pulse output cycle and duty ratio are as follows.

PWM pulse output cycle = $(N + 1)/f_{CNT}$ Duty ratio = inactive width: Active width = (M + 1) : (N - M)

- Cautions 1. In the PWM mode, three operating clocks (signal selected by CKSHn0 to CKSHn2 bits of TMHMDn register) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
 - Be sure to set the CMPn1 register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMPn1 register).

(2) Timing chart

The operation timing in the PWM mode is as follows.

Caution The setting value (M) of the CMPn1 register and the setting value (N) of the CMPn0 register must always be set within the following range. 00H ≤ CMPn1 (M) < CMPn0 (N) ≤ FFH





Figure 9-5. Operation Timing in PWM Pulse Generator Mode (1/4)

<4> When the TMHEn bit is set to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output becomes inactive.

Remark n = 0, 1








Figure 9-5. Operation Timing in PWM Pulse Generator Mode (3/4)




Figure 9-5. Operation Timing in PWM Pulse Generator Mode (4/4)

- <2> The setting value of the CMPn1 register can be changed during count operation. This operation is asynchronous to the count clock.
- <3> When the count value of 8-bit timer counter Hn and the value of the CMPn0 register match, 8-bit timer counter Hn is cleared, the TOHn output becomes active, and the INTTMHn signal is generated.
- <4> Even if the value of the CMPn1 register is changed, that value is latched and not transferred to the register. When the count value of 8-bit timer counter Hn and the value of the CMPn1 register prior to the change match, the changed value is transferred to the CMPn1 register and the value of the CMPn1 register is changed (<2>').

However, three or more count clocks are required from the time the value of the CMPn1 register is changed until it is transferred to the register. Even if a match signal is generated within three count clocks, the changed value cannot be transferred to the register.

- <5> When the count value of 8-bit timer counter Hn matches the changed value of the CMPn1 register, the TOHn output becomes inactive. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> When the TMHEn bit is set to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output become inactive.

9.4.3 Carrier generator mode operation

The carrier clock generated by 8-bit timer Hn is output using the cycle set with 8-bit timer/event counter 5n.

In the carrier generator mode, 8-bit timer/event counter 5n is used to control the extent to which the carrier pulse of 8-bit timer Hn is output, and the carrier pulse is output from the TOHn output.

In the carrier generator mode, the connection diagram of 8-bit timer Hn and 8-bit timer/event counter 5n is as follows.




Figure 9-6. Connection Example of 8-Bit Timer Hn and 8-Bit Timer/Event Counter 5n

(1) Carrier generation

In the carrier generator mode, 8-bit timer H compare register n0 (CMPn0) generates a waveform with the lowlevel width of the carrier pulse and 8-bit timer H compare register n1 (CMPn1) generates a waveform with the high-level width of the carrier pulse.

During 8-bit timer Hn operation, the CMPn1 register can be rewritten, but rewriting of the CMPn0 register is prohibited.

(2) Carrier output control

Carrier output control is performed with the interrupt request signal (INTTM5n) of 8-bit timer/event counter 5n and the NRZn and RMCn bits of 8-bit timer H carrier control register (TMCYCn). The output relationships are as follows.

RMCn Bit	NRZn Bit	Output
0	0	Low level output
0	1	High level output
1	0	Low level output
1	1	Carrier pulse output

Remark n = 0, 1

To control carrier pulse output during count operation, the NRZn and NRZBn bits of the TMCYCn register have a master and slave bit configuration. The NRZn bit is read-only while the NRZBn bit can be read and written. The INTTM5n signal is synchronized with the 8-bit timer Hn clock and output as the INTTM5Hn signal. The INTTM5Hn signal becomes the data transfer signal of the NRZn bit and the value of the NRZBn bit is transferred to the NRZn bit. The transfer timing from the NRZBn bit to the NRZn bit is as follows.






Figure 9-7. Transfer Timing

(3) Usage method

Any carrier clock can be output from the TOHn pin.

<1> Set each register.





- <2> When TMHEn = 1 is set, 8-bit timer Hn count operation starts.
- <3> When the TCE5n bit of 8-bit timer mode control register 5n (TMC5n) is set to 1, 8-bit timer/event counter 5n count operation starts.
- <4> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the value of the CMPn0 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <5> When the count value of 8-bit timer counter Hn and the value of the CMPn1 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register.
- <6> The carrier clock is obtained through the repetition of steps <4> and <5> above.
- <7> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal. This signal becomes the data transfer signal of the NRZBn bit and the value of the NRZBn bit is transferred to the NRZn bit.
- <8> When the NRZn bit becomes high level, the carrier clock is output from the TOHn pin.
- <9> Any carrier clock can be obtained through the repetition of the above steps. To stop the count operation, set TMHEn = 0.

Designating the setting value of the CMPn0 register as (N), the setting value of the CMPn1 register as (M), and the count clock frequency as f_{CNT} , the carrier clock output cycle and duty ratio are as follows.

Carrier clock output cycle = $(N + M + 2)/f_{CNT}$ Duty ratio = High level width: Low level width = (M + 1) : (N + 1)

Caution Be sure to set the CMPn1 register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMPn1 register).

(4) Timing chart

*

The carrier output control timing is as follows.

Cautions 1. Set the values of the CMPn0 and CMPn1 registers in the range of 01H to FFH.

- 2. In the carrier generator mode, three operating clocks (signal selected by CKSHn0 to CKSHn2 bits of TMHMDn register) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
- 3. Be sure to perform the RMCn bit setting before the start of the count operation.
- 4. When using the carrier generator mode, set the TMHn count clock frequency to six times the TM5n count clock frequency or higher.




Figure 9-9. Carrier Generator Mode (1/3)




Figure 9-9. Carrier Generator Mode (2/3)

- counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a fixed duty ratio (other than 50%) is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is generated. This signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> When the carrier clock phase becomes asynchronous to the phase of the NRZn bit, the carrier is output from the rising edge of the first carrier clock by setting NRZn = 1.
- <7> By setting NRZn = 0, the TOHn output is also maintained high level while the carrier clock is high level, and does not change to low level (the high level width of the carrier waveform is guaranteed through steps <6> and <7>).

Remark n = 0, 1




Figure 9-9. Carrier Generator Mode (3/3)

Remark n = 0, 1

CHAPTER 10 REAL-TIME OUTPUT FUNCTION (RTO)

10.1 Function

The real-time output function (RTO) transfers preset data to real-time output buffer registers n (RTBLn, RTBHn), and then transfers this data with hardware to an external device via the real-time output latches, upon occurrence of an external interrupt or external trigger. The pins through which the data is output to an external device constitute a port called a real-time output port.


Because RTO can output signal without jitter, it is suitable for controlling a stepping motor.

In the V850ES/KF1 and V850ES/KG1, one 6-bit real-time output port channel is provided.

In the V850ES/KJ1, two 6-bit real-time output port channels are provided.

The real-time output port can be set in the port mode or real-time output port mode in 1-bit units.

The block diagram of RTO is shown below.





10.2 Configuration

RTO consists of the following hardware.

Item	Configuration
Registers	Real-time output buffer register n (RTBLn, RTBHn)
Control registers	Real-time output port mode register n (RTPMn) Real-time output port control register n (RTPCn)

(1) Real-time output buffer register n (RTBLn, RTBHn)

RTBLn and RTBHn are 4-bit registers that hold output data in advance.

These registers are mapped to independent addresses in the peripheral I/O register area.

They can be read/written in 8-bit or 1-bit units.

If an operation mode of 4 bits \times 2 channels is specified (BYTEn = 0), data can be individually set to the RTBLn and RTBHn registers. The data of both these registers can be read at once by specifying the address of either of these registers.

If an operation mode of 6 bits \times 1 channel is specified (BYTEn = 1), 8-bit data can be set to both the RTBLn and RTBHn registers by writing the data to either of these registers. Moreover, the data of both these registers can be read at once by specifying the address of either of these registers.

Table 10-2 shows the operation when the RTBLn and RTBHn registers are manipulated.




Table 10-2. Operation During Manipulation of Real-Time Output Buffer Registers n

Operation Mode	Register to Be	Re	ad	Write ^{Note}		
	Manipulated	Higher 4 bits	Lower 4 bits	Higher 4 bits	Lower 4 bits	
4 bits \times 1 channel, 2 bits \times	RTBLn	RTBHn	RTBLn	Invalid	RTBLn	
1 channel	RTBHn	RTBHn	RTBLn	RTBHn	Invalid	
6 bits \times 1 channel	RTBLn	RTBHn	RTBLn	RTBHn	RTBLn	
	RTBHn	RTBHn	RTBLn	RTBHn	RTBLn	

Note After setting the real-time output port, set output data to the RTBLn and RTBHn registers by the time a real-time output trigger is generated.


10.3 RTO Control Registers

RTO is controlled using the following two types of registers.

- Real-time output port mode register n (RTPMn)
- Real-time output port control register n (RTPCn)

(1) Real-time output port mode register n (RTPMn)

This register selects the real-time output port mode or port mode in 1-bit units. The RTPMn register is set by an 8-bit or 1-bit memory manipulation instruction. $\overrightarrow{\text{RESET}}$ input clears RTPMn to 00H.



(2) Real-time output port control register n (RTPCn)

RTPCn are registers used to set the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Tables 10-3 and 10-4.

The RTPCn register is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears RTPCn to 00H.

After res	et : 00H	R/W	Address : F	FFFF6E5H,	FFFF6	=5H			
	7	6	5	4	3	2	1	0	
RTPCn	RTPOEn	RTPEGn	BYTEn	EXTRn	0	0	0	0	
(n = 0, 1)									
	RTPOEn	Control of real-time output operation							
	0	Disables operation ^{Note 1}							
	1 Enables operation								
	RTPEGn Valid edge of INTTM000 (n = 0), INTTM020 (n = 1) signal								
	$\begin{array}{c c} \hline & \text{Value edge of NVT MODO (N = 0), NVT MODO (N = 1) signal} \\ \hline & \text{O} & \text{Falling edge^{Note 2}} \end{array}$								
	1 Rising edge								
	BYTEn	S	pecification	n of channel	configura	tion for rea	al-time outp	put	
	0	4 bits \times 2	channels						
	1	8 bits \times 1	channel						
Notes 1	Notes 1. When real-time output operation is disabled (RTPOEn = 0), real-time output signals (RTPOUTn0 to RTPOUTn5) all output 0.								
	2. INTTM000 and INTTM020 are output for 1 clock of the count clock selected with the								
	respective timers.								
Caution	Caution Perform the settings for the RTPEGn, BYTEn, and EXTRn bits only when $RTPOEn = 0$.								
Remark		nly for the	V850ES	/KJ1					

Table 10-3. Operation Modes and Output Triggers of Real-Time Output Port (n = 0)

BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits \times 1 channel,	INTTM51	INTTM50
	1	2 bits \times 1 channel	INTTM50	INTTM000
1	0	6 bits \times 1 channel	INTTM50	
	1		INTTM000	

Table 10-4. Operation Modes and Output Triggers of Real-Time Output Port (n = 1, V850ES/KJ1 only)

BYTE1	EXTR1	Operation Mode	RTBH1 (RTP14, RTP15)	RTBL1 (RTP10 to RTP13)
0	0	4 bits \times 1 channel,	INTTM50	INTTM51
	1	2 bits \times 1 channel	INTTM51	INTTM020
1	0	6 bits \times 1 channel	INTTM51	
	1		INTTM020	

10.4 Operation

If the real-time output operation is enabled by setting bit 7 (RTPOEn) of real-time output port control register n (RTPCn) to 1, the data of real-time output buffer register n (RTBHn, RTBLn) is transferred to the real-time output latch in synchronization with the generation of the selected transfer trigger (set by EXTRn and BYTEn^{Note}). Of the transferred data, only the data of the bits specified in the real-time output port mode by real-time output port mode registers n (RTPMn) is output from bits RTPOUTn0 to RTPOUTn5. The bits specified in the port mode by the RTPMn register output 0.

If the real-time output operation is disabled by clearing RTPOEn to 0, RTPOUTn0 to RTPOUTn5 output 0 regardless of the setting of the RTPMn register.

Note EXTRn: Bit 4 of the real-time output port control register n (RTPCn) BYTEn: Bits 5 of the real-time output port control register n (RTPCn)




Figure 10-2. Example of Operation Timing of RTO0 (When EXTR0 = 0, BYTE0 = 0)

Remark For the operation during standby, refer to **CHAPTER 21 STANDBY FUNCTION**.

10.5 Usage

- Disable real-time output.
 Clear bit 7 (RTPOEn) of real-time output port control register n (RTPCn) to 0.
- (2) Perform initialization as follows.
 - Specify the real-time output port mode or port mode in 1-bit units. Set real-time output port mode register n (RTPMn).
 - Channel configuration: Select the trigger and valid edge.
 Set bits 4 to 6 (EXTRn, BYTEn, and RTPEGn) of the RTPCn register.
 - Set the initial values to real-time output buffer register n (RTBHn, RTBLn)^{Note 1}.
- (3) Enable real-time output.Set RTPOEn = 1.
- (4) Set the next output value to the RTBHn and RTBLn registers by the time the selected transfer trigger is generated^{Note 2}.
- (5) Set the next real-time output value to the RTBHn and RTBLn registers through interrupt servicing corresponding to the selected trigger.
- **Notes 1.** If write to the RTBHn and RTBLn registers is performed when RTPOEn = 0, that value is transferred to real-time output latches nH and nL, respectively.
 - 2. Even if write is performed to the RTBHn and RTBLn registers when RTPOEn = 1, data transfer to realtime output latches nH and nL is not performed.

Caution To reflect the real-time output signals (RTPOUTn0 to RTPOUTn5) to the pins, set the real-time output ports (RTPn0 to RTPn5) with the PMC and PFC registers.

10.6 Cautions

- (1) Prevent the following conflicts by software.
 - Conflict between real-time output disable/enable switching (RTPOEn bit) and selected real-time output trigger
 - Conflict between write to the RTBHn and RTBLn registers in the real-time output enabled status and the selected real-time output trigger.
- (2) Before performing initialization, disable real-time output (RTPOEn = 0).
- (3) Once real-time output has been disabled (RTPOEn = 0), be sure to initialize the real-time output buffer registers (RTBHn and RTBLn) before enabling real-time output again (RTPOEn = $0 \rightarrow 1$).

10.7 Security Function

A circuit that sets the pin outputs to high impedance as a security function for when malfunctions of a stepping motor controlled by RTO occur is provided on chip. It forcibly resets the pins allocated to RTP00 to RTP05 via external interrupt INTP0 edge detection, and the pins allocated to RTP10 to RTP15 via INTP1 edge detection^{Note 1}, placing them in the high-impedance state.

The ports (P50 to 55, P60 to 65^{Note 1}) placed in high impedance by INTP0 and INTP1^{Note 1} are initialized^{Note 2}, so settings for these ports must be performed again.

Notes 1. Only for the V850ES/KJ1

- 2. Regardless of the port settings, P50 to 55 and P60 to 65 are all placed in high impedance via INTPn.
- **3.** The bits that are initialized are all the bits corresponding to P50 to 55 and P60 to 65 of the following registers.
 - P5, P6L
 - PM5, PM6L
 - PMC5, PMC6L
 - PU5, PU6L
 - PFC5
 - PF5

The block diagram of the security function is shown below.




Figure 10-3. Block Diagram of Security Function

This function is set with bits 3 and 2 (RTOST1, RTOST0) of the PLL control register (PLLCTL).

(1) PLL control register (PLLCTL)

PLLCTL is an 8-bit register that controls the PLL. This register can be read/written in 8-bit or 1-bit units. RESET input clears PLLCTL to 00H.

After res	et : 01H	R/W	Address : F	FFFF80	6H						
	7	6	5	4	<3>	<2>	<1>	<0>			
PLLCTL	0	0	0	0	RTOST1 ^{Note 1}	RTOST0	SELPLL ^{Note 2}	PLLON ^{Note 2}			
		1									
	RTOSTn		Contr	rol of RTF	n0 to RTPn5	security f	unction				
	0	INTPn is	not used as	s trigger f	or security fur	nction					
	1	INTPn is	used as trio	gger for s	ecurity function	n					
:	In the bit do 2. For d GENE	V850ES es not aff etails on ERATION	/KG1 and ect the op the SEL FUNCTIO	V850ES eration. PLL bit DN .	and the P	oit is fixe	it, refer to	CHAPT	e value of this ER 6 CLOCK 0 to RTPn5),		
	bit	s.							and RTOS1		
	pla [Pr <1: <2: <3:	 To set again the ports (P50 to P55, P60 to P65) as real-time output ports after placing them in high impedance via INTPn, first cancel the security function. [Procedure to set ports again] <1> Cancel the security function and enable port setting by setting RTOSTn = 0. <2> Set RTOSTn = 1 (only if required) <3> Set again as RTP pin. Be sure to set bits 4 to 7 to 0. 									
Remark		V850ES/I 1 (V850E	<f1, v850<br="">S/KJ1)</f1,>)ES/KG1)						

CHAPTER 11 WATCH TIMER FUNCTIONS


11.1 Functions


The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and interval timer functions can be used at the same time.

Figure 11-1. Block Diagram of Watch Timer







(1) Watch timer

The watch timer generates an interrupt request (INTWT) at time intervals of 0.5 or 0.25 seconds by using the main clock or subclock.

(2) Interval timer

The watch timer generates an interrupt request (INTWTI) at time intervals specified in advance.

Interval Time	Operating at fw = 32.768 kHz
$2^4 \times 1/f_W$	488 μs
$2^5 \times 1/f_W$	977 μs
$2^6 \times 1/f_W$	1.95 ms
$2^7 \times 1/f_W$	3.91 ms
$2^{s} \times 1/f_{W}$	7.81 ms
$2^9 \times 1/f_W$	15.6 ms
$2^{10} \times 1/f_W$	31.3 ms
$2^{11} \times 1/f_W$	62.5 ms

Table 11-1. Interval Time of Interval Time	Table 11-1.
--	-------------

Remark fw: Watch timer clock frequency

11.2 Configuration

The watch timer consists of the following hardware.

Table 11-2. Configuration of Watch Timer

Item	Configuration
Counter	5 bits × 1
Prescaler	11 bits × 1
Control register	Watch timer operation mode register (WTM)

11.3 Watch Timer Control Registers

Two registers control the watch timer, the watch timer operation mode register (WTM). Before operating the watch timer, set the count clock and the interval time.

(1) Watch timer operation mode register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag. The WTM register is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears WTM to 00H.

14/77 4	7	6	5	4	3	2	<1>	<0>		
WTM	WTM7	WTM6	WTM5	WTM	4 WTM3	WTM2	WTM1	WTM		
	WTM7	WTM6	WTM5	WTM4	Selection o	f interval ti	ime of pres	calor		
	0	0	0	0	2 ⁴ /fw (488 µ			calei		
	0	0	0	1	2 ⁵ /fw (977 μ					
	0	0	1	0	2 ⁶ /fw (1.95 i					
	0	0	1	1	2 ⁷ /fw (3.91 i					
	0	1	0	0	2 ⁸ /fw (7.81 i					
	0	1	0	1	2 ⁹ /fw (15.6 r					
	0	1	1	0	2 ¹⁰ /fw (31.3					
	0	1	1	1	2 ¹¹ /fw (62.5	ms: fw =	fxт)			
	1	0	0	0	2 ⁴ /fw (488 μ					
	1	0	0	1	2 ⁵ /fw (977 μ	s: fw = fBF	RG)			
	1	0	1	0	2 ⁶ /fw (1.95 ı	ms: fw = f	BRG)			
	1	0	1	1	2 ⁷ /fw (3.91 ı	ms: fw = f	BRG)			
	1	1	0	0	2 ⁸ /fw (7.81 r	ms: fw = f	зяд)			
	1	1	0	1	2 ⁹ /fw (15.6 r	ms: fw = f	зяд)			
	1	1	1	0	2 ¹⁰ /fw (31.3	ms: fw = 1	f вяg)			
	1	1	1	1	2 ¹¹ /fw (62.5	ms: fw = 1	fbrg)			
	WTM7	WTM3	WTM2		Selection of s	et time of	watch flag			
				2 ¹⁴ /fm (0						
	0									
	0	0				<u> </u>				
	0	0	1	2 ¹³ /fw (0	0.25 s: fw = fxt)					
	0	0 1	1 0	2 ¹³ /fw (0 2 ⁵ /fw (9	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$))				
	0 0 0	0 1 1	1 0 1	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$)					
	0	0 1 1 0	1 0	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$))				
	0 0 0 1	0 1 1	1 0 1 0	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$) 0.25 s: $fw = fBRG$) G)				
	0 0 0 1 1	0 1 1 0 0	1 0 1 0 1	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0 2 ⁵ /fw (9	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$)) G) G)				
	0 0 1 1 1 1	0 1 1 0 0 1	1 0 1 0 1 0	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4)	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$) 0.25 s: $fw = fBRG$ 77 μ s: $fw = fBRG$ 88 μ s: $fw = fBRG$) G) G) G)				
	0 0 1 1 1 1 1 0 WTM1	0 1 1 0 0 1 1	1 0 1 0 1 0 1	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 Control 0	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$) 0.25 s: $fw = fBRG$ 77 μ s: $fw = fBRG$) G) G) G)				
	0 0 1 1 1 1 1 0	0 1 1 0 0 1 1 1 Clears a	1 0 1 0 1 0	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 Control 0	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$) 0.25 s: $fw = fBRG$ 77 μ s: $fw = fBRG$ 88 μ s: $fw = fBRG$) G) G) G)				
	0 0 1 1 1 1 1 0 WTM1	0 1 1 0 0 1 1	1 0 1 0 1 0 1	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 Control 0	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$) 0.25 s: $fw = fBRG$ 77 μ s: $fw = fBRG$ 88 μ s: $fw = fBRG$) G) G) G)				
	0 0 1 1 1 1 1 0	0 1 1 0 0 1 1 1 Clears a	1 0 1 0 1 0 1	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 Control o ion stops	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$) 0.25 s: $fw = fBRG$ 77 μ s: $fw = fBRG$ 88 μ s: $fw = fBRG$	G) G) G) G) G) G) G) G) G) G) G) G) G) G				
	0 0 1 1 1 1 1 1 0 1	0 1 1 0 0 1 1 1 Clears a Starts	1 0 1 0 1 0 1	2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 2 ¹⁴ /fw (0 2 ¹³ /fw (0 2 ⁵ /fw (9 2 ⁴ /fw (4 Control o ion stops	0.25 s: $fw = fxT$) 77 μ s: $fw = fxT$) 88 μ s: $fw = fxT$) 0.5 s: $fw = fBRG$) 0.25 s: $fw = fBRG$ 0.25 s: $fw = fBRG$ 77 μ s: $fw = fBRG$ 88 μ s: $fw = fBRG$	a) a) operation				

2. Values in parentheses apply when fw = 32.768 kHz

11.4 Operation

11.4.1 Operation as watch timer

The watch timer generates an interrupt request at fixed time intervals. The watch timer operates using time intervals of 0.5 seconds with the subclock (32.768 kHz).

The count operation starts when bit 0 (WTM0) and bit 1 (WTM1) of the watch timer operation mode register (WTM) are set to 1. When these bits are set to 0, the 11-bit prescaler and 5-bit counter are cleared and the count operation stops.

The 5-bit counter of the watch timer can be cleared to synchronize the time by setting the WTM1 bit to 0. At this time, an error of up to 15.6 ms may occur.

The interval timer may be cleared by setting the WTM0 bit to 0. However, because the 5-bit counter is cleared at the same time, an error of up to 0.5 seconds may occur when the watch timer overflows (INTWT).

11.4.2 Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt at intervals specified by a count value set in advance.

The interval time can be selected by bits 4 to 7 (WTM4 to WTM7) of the watch timer operation mode register (WTM).

WTM7	WTM6	WTM5	WTM4		Interval Time
0	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = fxt = 32.768 kHz)
0	0	0	1	$2^{5} \times 1/fw$	977 μ s (operating at fw = fxt = 32.768 kHz)
0	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at fw = fxt = 32.768 kHz)
0	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at fw = fxt = 32.768 kHz)
0	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at fw = fxt = 32.768 kHz)
0	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = fxt = 32.768 kHz)
0	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at fw = fxt = 32.768 kHz)
0	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = fxt = 32.768 kHz)
1	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	0	1	$2^{5} \times 1/fw$	977 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at $f_{W} = f_{BRG} = 32.768 \text{ kHz}$)
1	0	1	1	$2^7 \times 1/\text{fw}$	3.91 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at $f_{W} = f_{BRG} = 32.768 \text{ kHz}$)
1	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = f _{BRG} = 32.768 kHz)
1	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = fBRG = 32.768 kHz)

Table 11-3. Interval Time of Interval Timer

Remark fw: Watch timer clock frequency






Figure 11-3. Operation Timing of Watch Timer/Interval Timer

11.4.3 Cautions

Some time is required before the first watch timer interrupt request (INTWT) is generated after operation is enabled (WTM1 and WTM0 bits of WTM register = 1).





11.5 Prescaler 3

The prescaler 3 has the following functions.

- Generation of watch timer count clock (source clock: main oscillation clock)
- Interval timer (INTBRG)

11.5.1 Control registers

(1) Prescaler mode register (PRSM)


The PRSM register controls the generation of the count clock for the watch timer. PRSM can be read and written in 8-bit units.

	7	6	5	<4>	3	2	1	0	
PRSM	0	0	0	BGCE	0	TODIS	BGCS1	BGCS0	
			1						
	BGCE	TODIS	Pre	escaler out	put	Prescaler i	nterrupt sign	al (INTBRG)	
	0	×	Fixed to 0			Fixed to	0		
	1	0	Operates Operates						
	1	1	Fixed to 0			Operates	;		
	BGCS1	BGCS0	Selection of input clock (fBGCS) ^{Note}						
					10 MHz		4 MHz		
	0	0	fx		100 ns		250 ns		
	0	1	fx/2		200 ns		500	ns	
	1	0	fx/4		400 ns		1 <i>µ</i> s		
	1	1	fx/8		800 ns		2 <i>µ</i> s		
Set so as to s $V_{DD} = 4.0$ to s $V_{DD} = 2.7$ to 4	satisfy the 5.5 V: BG 4.0 V: BG	following CS ≤ 10 ľ CS ≤ 5 M	conditions MHz Hz				·		
autions 1. Do no	-						ring pres	caler 3 o	
Set tl	ne PRSM i	register k	pefore set	ting the E	BGCE bit	to 1.			

(2) Prescaler compare register (PRSCM)

This is an 8-bit compare register.

PRSCM can be read and written in 8-bit units.



11.5.2 Generation of count clock

(1) Watch timer count clock

The clock (fBRG) input to the watch timer can be corrected to approximate 32.768 kHz. The relationships among the main oscillation clock (fx), input clock selection bit BGCSn setting value (m), PRSCM register setting value (N) and output clock (fBRG) are as follows.

Example: When fx = 4.00 MHz, m = 0 (BGCS1 = BGCS = 0), and N = 3DH, $f_{BRG} = 32.787$ kHz

$$f_{BRG} = \frac{f_X}{2^m \times N \times 2}$$

Remark fBRG: Count clock

N: PRSCM register setting value (1 to FFH)

In the case of PRSCM register setting value 00H, N = 256

m: BGCS1 and BGCS0 bit setting values (0 to 3)

(2) Interval timer

A prescaler 3 interrupt request (INTBRG) is generated at a time interval set in advance.

The interval time can be set with bits 0 and 1 (BGCS0, BGCS1) of the prescaler mode register (PRSM) and the prescaler compare register (PRSCM).

The interval time is obtained with the following equation.

Interval time =
$$\frac{2^m \times N}{fx}$$

CHAPTER 12 WATCHDOG TIMER FUNCTIONS

12.1 Watchdog Timer 1

12.1.1 Functions

Watchdog timer 1 has the following operation modes.

- Watchdog timer 1
- Interval timer
- Selecting the oscillation stabilization time

The following functions are realized from the above-listed operation modes.

- Generation of non-maskable interrupt request signal (INTWDT1) upon overflow of watchdog timer 1^{Note}
- Generation of system reset signal (WDTRES1) upon overflow of watchdog timer 1
- Generation of maskable interrupt request signal (INTWDTM1) upon overflow of interval timer^{Note}
- · Securing of oscillation stabilization time for main clock
- **Note** Restoring using the RETI instruction following a non-maskable interrupt servicing due to non-maskable interrupt request (INTWDT1) is not possible. Therefore, following completion of interrupt servicing, perform system reset.
- **Remark** Select whether to use watchdog timer 1 in the watchdog timer 1 mode or the interval timer mode with watchdog timer mode register 1 (WDTM1).




Figure 12-1. Block Diagram of Watchdog Timer 1

12.1.2 Configuration

Watchdog timer 1 consists of the following hardware.

Item	Configuration
Control register	Oscillation stabilization time selection register (OSTS) Watchdog timer clock selection register (WDCS) Watchdog timer mode register 1 (WDTM1)

12.1.3 Watchdog timer 1 control register

The registers that control watchdog timer 1 are as follows.

- Oscillation stabilization time selection register (OSTS)
- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register 1 (WDTM1)

(1) Oscillation stabilization time selection register (OSTS)

This register selects the oscillation stabilization time following reset or cancellation of the stop mode. The OSTS register is set by an 8-bit or 1-bit memory manipulation instruction. RESET input sets OSTS to 01H.

After res	set: 01H	R/W	Address: F	FFFF6C0	Н			
	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0
	OSTS2	OSTS1	OSTS0	Sel	ection of os	cillation sta	abilization	time
						f	x	
					4 MHz	5 N	1Hz	10 MHz
	0	0	0	2 ¹³ /fx	2.048 ms	1.63	38 ms	0.819 ms
	0	0	1	2 ¹⁵ /fx	8.192 ms	6.55	54 ms	3.277 ms
	0	1	0	2 ¹⁶ /fx	16.38 ms	13.1	l1 ms	6.554 ms
	0	1	1	2 ¹⁷ /fx	32.77 ms	26.2	21 ms	13.11 ms
	1	0	0	2 ¹⁸ /fx	65.54 ms	52.4	13 ms	26.21 ms
	1	0	1	2 ¹⁹ /fx	131.1 ms	104	.9 ms	52.43 ms
	1	1	0	2 ²⁰ /fx	262.1 ms	209	.7 ms	104.9 ms
	1	1	1	2 ²¹ /fx	524.3 ms	419	.4 ms	209.7 ms

(2) Watchdog timer clock selection register (WDCS)

This register sets the overflow time of watchdog timer 1 and the interval timer. The WDCS register is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears WDCS to 00H.

	7	6	5	4	3	2	1	0
WDCS	0	0	0	0	0	WDCS2	WDCS1	WDCS0
	WDCS2	WDCS1	WDCS0	Overflow t	time of wa	atchdog tir	ner 1/inter	val timer
						f	xw	
					4 MHz	5 N	ЛНz	10 MHz
	0	0	0	2 ¹³ /fxw	2.048 r	ns 1.6	38 ms	0.819 ms
	0	0	1	2 ¹⁴ /fxw	4.096 r	ns 3.2	76 ms	1.638 ms
	0	1	0	2 ¹⁵ /fxw	8.192 r	ns 6.5	54 ms	3.277 ms
	0	1	1	2 ¹⁶ /fxw	16.38 r	ns 13.	11 ms	6.554 ms
	1	0	0	2 ¹⁷ /fxw	32.77 r	ns 26.	21 ms	13.11 ms
	1	0	1	2 ¹⁸ /fxw	65.54 r	ns 52.	43 ms	26.2 ms
	1	1	0	2 ¹⁹ /fxw	131.1 r	ns 104	l.9 ms	52.43 ms
	1	1	1	2 ²¹ /fxw	524.3 r	ns 419).4 ms	209.7 ms

(3) Watchdog timer mode register 1 (WDTM1)

This register sets the watchdog timer 1 operation mode and enables/disables count operations.

This register is a special register that can be written only in a special sequence (refer to **3.4.7 Special registers**).

The WDTM1 register is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears WDTM1 to 00H.

	After res	set: 00H	R/W	Address:	FFFFF6C2H	ł						
		<7>	6	5	4	3	2	1	0			
	WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0			
		RUN1		Selection	of operation	n mode of w	atchdog t	imer 1 ^{Note 1}				
		0	Stops cou	nting								
		1	Clears co	unter and s	starts counti	ng						
		WDTM14										
		0	0	0 Interval timer mode								
		0	1 (Upon overflow, maskable interrupt INTWDTM1 is generated.)									
		1	0	Watchdo	Watchdog timer mode 1 ^{Note 3}							
				(Upon ov	erflow, non-i	naskable int	errupt IN	rWDT1 is g	generated.)			
		1	1	Watchdog	g timer mod	e 2						
				(Upon ov	erflow, rese	t operation \	VDTRES	1 is started	.)			
Notes 1.	Once RUN	l1 bit is se	t (to 1), it	cannot be	e cleared (to 0) by so	tware.					
	Therefore,	when cou	nting is st	arted, it o	annot be s	stopped ex	cept thro	ugh RES	ET input.			
2.	Once the \	VDTM13	and WDT	M14 bits	are set (to	1), they ca	annot be	cleared	(to 0) by sc	oftware a		
	can be clea	ared only t	through R	ESET inp	out.							
3.	Restoring	using the	RETI in	struction	following	a non-ma	skable i	nterrupt s	servicing d	ue to no		
	maskable	interrupt r	equest (IN	VTWDT1)) is not po	ssible. The	refore, f	ollowing a	completion	of interr		
	servicing, perform system reset.											


12.1.4 Operation

(1) Oscillation stabilization time selection function

The wait time until the oscillation stabilizes after the STOP mode is released is controlled by the oscillation stabilization time register (OSTS).

The OSTS register is set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 01H.



(2) Operation as watchdog timer 1

Watchdog timer 1 operation to detect a program loop is selected by setting bit 4 (WDTM14) of watchdog timer mode register 1 (WDTM1) to 1.

The count clock (program loop detection time interval) of watchdog timer 1 can be selected using bits WDCS0 to WDCS2 of the watchdog timer clock selection register (WDCS). The count operation is started by setting bit 7 (RUN1) of the WDTM1 register to 1. When, after the count operation is started, the RUN1 bit is again set to 1 within the set program loop detection time interval, watchdog timer 1 is cleared and the count operation starts again.

If the program loop detection time is exceeded without RUN1 bit being set to 1, reset (WDTRES1) through the value of bit WDTM13 of the WDTM1 register or a non-maskable interrupt request signal (INTWDT1) is generated.

The count operation of watchdog timer 1 stops in the STOP mode and IDLE mode. Therefore, set the RUN1 bit to 1 before the STOP mode or IDLE mode is entered in order to clear watchdog timer 1.

Because watchdog timer 1 operates in the HALT mode, do not use watchdog timer 1 when using the HALT mode.

- Cautions 1. When the subclock is selected for the CPU clock, the count operation of watchdog timer 1 is stopped (the value of watchdog timer 1 is maintained).
 - 2. Restoring using the RETI instruction following a non-maskable interrupt servicing due to INTWDT1 is not possible. Therefore, following completion of interrupt servicing, perform system reset.

Clock	Prog	ram Loop Detection	Time
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms
2 ²⁰ /fxw	262.1 ms	209.7 ms	104.9 ms
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms

Table 12-2. Program Loop Detection Time of Watchdog Timer 1

Remark fxw = fx: Watchdog timer 1 clock frequency

(3) Operation as interval timer

Watchdog timer 1 can be made to operate as an interval timer that repeatedly generates interrupts using the count value set in advance as the interval, by setting bit 4 (WDTM14) of watchdog timer mode register 1 (WDTM1) to 0.

When watchdog timer 1 operates as an interval timer, the interrupt mask flag (WDTMK) and priority specification flags (WDTPR0 to WDTPR2) of the WDTIC register are valid and maskable interrupt request signals (INTWDTM1) can be generated. The default priority of the INTWDTM1 signal is set to the highest level among the maskable interrupt request signals.

The interval timer continues to operate in the HALT mode, but it stops operating in the STOP mode and the IDLE mode. Therefore, set the RUN1 bit of the WDTM1 register to 1 before the STOP mode or IDLE mode is entered in order to clear the interval timer.

Cautions 1. Once the WDTM14 bit is set to 1 (thereby selecting the watchdog timer 1 mode), the interval timer mode is not entered as long as RESET is not input.

2. When the subclock is selected for the CPU clock, the count operation of the watchdog timer 1 stops (the value of the watchdog timer is maintained).

Clock		Interval Time	
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms
2 ¹⁴ /fxw	4.096 ms	3.276 ms	1.638 ms
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms

Table 12-3. Interval Time of Interval Timer

Remark fxw = fx: Watchdog timer 1 clock frequency

12.2 Watchdog Timer 2

12.2.1 Functions

Watchdog timer 2 has the following functions.

- Default start watchdog timer^{Note 1}
 - \rightarrow Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDTRES2)
 - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2)^{Note 2}
- Input selectable from main clock and subclock as the source clock
 - Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release. When watchdog timer 2 is not used, either stop its operation before reset is executed through this function, or clear once watchdog timer 2 and stop it within the next interval time. Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: fxx/2²⁵) need not be changed.
 - 2. Restoring using the RETI instruction following a non-maskable interrupt servicing due to a non-maskable interrupt request (INTWDT2) is not possible. Therefore, following completion of interrupt servicing, perform system reset.




Figure 12-2. Block Diagram of Watchdog Timer 2

12.2.2 Configuration

Watchdog timer 2 consists of the following hardware.

Table 12-4.	Configuration	of Watchdog	Timer 2
-------------	---------------	-------------	---------

Item	Configuration
Control register	Watchdog timer mode register 2 (WDTM2)
	Watchdog timer enable register (WDTE)

12.2.3 Watchdog timer 2 control register

(1) Watchdog timer mode register 2 (WDTM2)

This register sets the overflow time and operation clock of watchdog timer 2.

WDTM2 is set with an 8-bit memory manipulation instruction. This register can be read any number of times, but it can be written only once following reset release.

RESET input sets WDTM2 to 67H.

	7	6	5	4	3	2	1	0	
WDTM2	0	WDM21	WDM20	WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	
	WDM21	WDM20	Selectio	on of operat	tion mode of	of watchdog	g timer 2		
	0	0	Stops ope	eration					
	0	1	Non-mask	able interru	ipt request	mode (gen	eration of I	NTWDT2)	
	1	-	Reset mo	de (genera	tion of WD	TRES2)			
autions 1. To stop 2. For def Selectio 3. If the W	ails abou		-					-	er 2 Clo

WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz
0	0	0	0	0	2 ¹⁸ /fxx	13.1 ms	16.4 ms	26.2 ms
0	0	0	0	1	2 ¹⁹ /fxx	26.2 ms	32.8 ms	52.4 ms
0	0	0	1	0	2 ²⁰ /fxx	52.4 ms	65.5 ms	104.9 ms
0	0	0	1	1	2 ²¹ /fxx	104.9 ms	131.1 ms	209.7 ms
0	0	1	0	0	2 ²² /fxx	209.7 ms	262.1 ms	419.4 ms
0	0	1	0	1	2 ²³ /fxx	419.4 ms	524.3 ms	838.9 ms
0	0	1	1	0	2 ²⁴ /fxx	838.9 ms	1048.6 ms	1677.7 ms
0	0	1	1	1	2 ²⁵ /fxx	1677.7 ms	2097.2 ms	3355.4 ms
0	1	0	0	0	2 ⁹ /fхт	15.625 ms (fxt =	= 32.768 kHz)	
0	1	0	0	1	2 ¹⁰ /fхт	31.25 ms (fxt =	32.768 kHz)	
0	1	0	1	0	2 ¹¹ /fxt	62.5 ms (fxt = 3	2.768 kHz)	
0	1	0	1	1	2 ¹² /fxT	125 ms (fxt = 32	2.768 kHz)	
0	1	1	0	0	2 ¹³ /fхт	250 ms (fxt = 32	2.768 kHz)	
0	1	1	0	1	2 ¹⁴ /fxT	500 ms (fxr = 32	2.768 kHz)	
0	1	1	1	0	2 ¹⁵ /fxT	1000 ms (fxt = 3	32.768 kHz)	
0	1	1	1	1	2 ¹⁶ /fxT	2000 ms (fxt = 3	32.768 kHz)	
1	×	×	×	×	Operation stoppe	d		

Table 12-5. Watchdog Timer 2 Clock Selection

(2) Watchdog timer enable register (WDTE)

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to WDTE. WDTE is set by an 8-bit memory manipulation instruction. RESET input sets WDTE to 9AH.

Ą	After reset:	9AH	R/W	Address: I	FFFF6D1	4				
		7	6	5	4	3	2	1	0	
W	DTE									
2. V C	orcibly c When a overflow	output. 1-bit m signal i	nemory is forcibl	manipula y output	ition inst (an error	ruction is results ir	s execute the asse	ed for thembler).	ne WDTE	low signal is register, an alue "ACH").

12.2.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset through byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using 8-bit memory manipulation instructions. After this is done, the operation of watchdog timer 2 cannot be stopped.

The watchdog timer 2 program loop detection time interval can be selected by the WDCS24 to WDCS20 bits of the WDTM2 register. Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation starts, write ACH to the WDTE register within the set program loop detection time interval.

If the program loop detection time is exceeded without ACH being written to the WDTE register, a reset signal (WDTRES2) or non-maskable interrupt request signal (INTWDT2) is generated depending on the set value of the WDM21 and WDM20 bits of the WDTM2 register.

To not use watchdog timer 2, write 1FH to the WDTM2 register.

If the non-maskable interrupt request mode has been set, restoring using the RETI instruction following a nonmaskable interrupt servicing is not possible. Therefore, following completion of interrupt servicing, perform system reset.

CHAPTER 13 A/D CONVERTER

13.1 Function

The A/D converter converts analog input signals into digital values with a resolution of 10 bits. In the V850ES/KF1 and V850ES/KG1, it has an 8-channel (ANI0 to ANI7) configuration, and in the V850ES/KJ1, it has a 16-channel (ANI0 to ANI15) configuration.

The A/D converter supports a power fail monitoring function (conversion result comparison function).

Conversion is started by selecting one analog input channel and setting the A/D converter mode register (ADM).

The A/D conversion operation is repeated and each time A/D conversion has been completed, INTAD is generated.

The block diagram is shown below.




Figure 13-1. Block Diagram of A/D Converter

13.2 Configuration

The A/D converter consists of the following hardware.

Item	Configuration
Analog input	V850ES/KF1, V850ES/KG1: 8 channels (ANI0 to ANI7) V850ES/KJ1: 16 channels (ANI0 to ANI15)
Registers	Successive approximation register (SAR) A/D conversion result register (ADCR) A/D conversion result register H (ADCRH): Only higher 8 bits can be read Power fail comparison threshold register (PFT)
Control registers	A/D converter mode register (ADM) Analog input channel specification register (ADS) Power fail comparison mode register (PFM)

Table 13-1. Configuration of A/D Convert	ter
--	-----

(1) Successive approximation register (SAR)

This register compares the voltage value of the analog input signal with the voltage tap (compare voltage) value from the series resistor string, and holds the comparison result starting from the most significant bit (MSB).

When the comparison result has been saved down to the least significant bit (LSB) (A/D conversion completion), the contents of the SAR are transferred to the A/D conversion result register.

(2) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)

Each time A/D conversion has been completed, the result of the conversion is loaded to this register from the successive approximation register, and the higher 10 bits of this register hold the result of the A/D conversion (the lower 6 bits are fixed to 0).

The ADCR register is read by a 16-bit memory manipulation instruction. RESET input sets ADCR to 0000H. When using only the higher 8 bits of the A/D conversion result, the ADCRH register is read by an 8-bit memory manipulation instruction. RESET input clears ADCRH to 00H.

(3) Power fail comparison threshold register (PFT)

This register sets the threshold when comparing with the A/D conversion result register.

The 8-bit data set in the PFT register and the higher 8 bits (ADCRH) of the A/D conversion result register are compared.

The PFT register is read and written by an 8-bit memory manipulation instruction. RESET input clears PFT to 00H.

(4) Sample & hold circuit

The sample & hold circuit samples the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit holds the sampled analog input voltage during A/D conversion.

(5) Voltage comparator

The voltage comparator compares the value that is sampled and held with the output voltage of the series resistor string.

(6) Series resistor string

The series resistor string is connected between AVREF0 and AVss and generates a voltage for comparison with the analog input signal.

(7) ANI0 to ANI15 pins^{Note}

These are analog input pins for the 16 channels^{Note} of the A/D converter that are used to input analog signals to be converted into digital signals. Pins other than those selected as analog input with the analog input channel specification register (ADS) can be used as input ports.

Note The V850ES/KF1 and V850ES/KG1 provide only 8 channels, ANI0 to ANI7.

Caution Make sure that the voltage input to ANI0 to ANI15 does not exceed the rated values. If a voltage higher than AV_{REF0} or lower than AV_{ss} (even within the absolute maximum ratings) is input to a channel, the conversion value of the channel is undefined and the conversion values of the other channels may also be affected.

(8) AVREFO pin

This is the analog power supply pin/reference voltage input pin of the A/D converter. Always use the same potential as the V_{DD} pin even when not using the A/D converter.

The signals input to the ANI0 to ANI15 pins are converted into digital signals based on the voltage applied across AVREF0 and AVss.

13.3 Control Registers

*

The A/D converter is controlled by the following registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- Power fail comparison mode register (PFM)

(1) A/D converter mode register (ADM)

This register sets the conversion time of the analog input signal to be converted into a digital signal as well as conversion start and stop.

The ADM register is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears ADM to 00H.

After re	set: 00)H	R/W	Address: FFFF	-200H				
	<7	'>	6	5	4 3	2	1 <0>		
ADM	AD	cs	0	FR2 FI	R1 FR0	0	0 ADCS2		
	ADO	CS			A/D conversion	control			
	0		Stops	conversion					
	1		Enable	es conversion					
	FR2	FR1	1 FR0		Conversio	on time selectior	1		
				Conversion time ^{Note}		1			
					20 MHz	16 MHz	10 MHz		
	0	0	0	288/fxx	Setting prohibited	Setting prohibited	14.4 μs		
	0	0	1	240/fxx	Setting prohibited	Setting prohibited	Setting prohibited		
	0	1	0	192/fxx	Setting prohibited	Setting prohibited	Setting prohibited		
	0	1	1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited		
	1	0	0	144/fxx	14.4 μs	18.0 <i>μ</i> s	28.8 µs		
	1	0	1	120/fxx	Setting prohibited	15.0 <i>μ</i> s	24.0 µs		
	1	1	0	96/fxx	Setting prohibited	Setting prohibited	19.2 <i>μ</i> s		
	1	1	1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited		
	ADC	S2			Comparator cor	ntrol			
	0		Compa	arator off					
	1		Compa	parator on					

Note Setting the conversion time (time actually required for A/D conversion) as follows is prohibited. AV_{REF0} \geq 4.0 V: Less than 14 μ s

AV_{REF0} < 4.0 V: Less than 17 μ s

Cautions 1. Always set bits 1, 2, and 6 to 0.

2. Changing bits FR0 to FR2 while ADCS = 1 is prohibited (write access to the ADM register is enabled and rewriting of bits FR0 to FR2 is prohibited).

ADCS	ADCS2	
0	0	Stopped status DC power consumption path does not exist.
0	1	Conversion standby mode Only the comparator consumes power.
1	0	Conversion mode ^{Note}
1	1	Conversion mode ^{Note}

Table 13-2. Operation Mode Control

Note When A/D conversion is started as follows, the first conversion result is invalid.

<1> (ADCS, ADCS2) = $(0, 0) \rightarrow (1, 0)$

<2> (ADCS, ADCS2) = $(0, 0) \rightarrow (1, 1)$

In the case of <1>, when ADCS bit is set (to 1) and A/D conversion starts, the comparator is automatically switched on regardless of whether the ADCS2 bit is set. The comparator is automatically switched off when the ADCS bit is cleared (to 0) following conversion.

Similarly, in the case of <2>, the comparator is automatically switched on when the ADCS bit is set (to 1) and A/D conversion starts. However, the comparator remain switched on even if the ADCS bit is cleared.

Caution The operation of the comparator is controlled with the ADCS2 bit, and 14 μ s are required from the start of operation until the operation stabilizes. Therefore, when ADCS = 1 (A/D conversion operation start) is set after 14 μ s have elapsed from the time ADCS2 = 1 (comparator on) is set, the conversion results are valid from the first result.




Figure 13-2. Operation Sequence

(2) Analog input channel specification register (ADS)

This register specifies the analog voltage input ports for A/D conversion. The ADS register is set by an 8-bit or 1-bit memory manipulation. RESET input clears ADS to 00H.

	7	6	5	4	3	2	1	0
ADS	0	0	0	0	ADS3	ADS2	ADS1	ADS0
	ADS3 ^{Note 1}	ADS2	ADS1	ADS0	Specifica	tion of ana	llog input c	hannel
	0	0	0	0	ANI0			
	0	0	0	1	ANI1			
	0	0	1	0	ANI2			
	0	0	1	1	ANI3			
	0	1	0	0	ANI4			
	0	1	0	1	ANI5			
	0	1	1	0	ANI6			
	0	1	1	1	ANI7			
	1	0	0	0	ANI8 ^{Note 2}			
	1	0	0	1	ANI9 ^{Note 2}			
	1	0	1	0	ANI10 ^{Note}	2		
	1	0	1	1	ANI11 ^{Note}	2		
	1	1	0	0	ANI12 ^{Note}	2		
	1	1	0	1	ANI13 ^{Note}	2		
	1	1	1	0	ANI14 ^{Note}	2		
	1	1	1	1	ANI15 ^{Note}	2		

2. The ANI8 to ANI15 channels are available only in the V850ES/KJ1. In the V850ES/KF1 and V850ES/KG1, setting these channels is prohibited.

(3) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

It compares the value of the power fail comparison threshold register (PFT) and the value of the A/D conversion result register (ADCRH).

The PFM register is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears PFM to 00H.

After res	After reset: 00H		Address:	FFFFF202H				
	<7>	6	5	4	3	2	1	0
PFM	PFEN	PFCM	0	0	0	0	0	0
	PFEN	Selection of power fail comparison enable/disable						
	0	0 Disables power fail comparison						
	1 Enables power fail comparison							
	PFCM Selection of power fail comparison mode							
	0	0 Generates interrupt request signal (INTAD) when ADCR \ge PFT						
	1	Generates interrupt request signal (INTAD) when ADCR < PFT						

13.4 Relationship Between Analog Input Voltage and A/D Conversion Result

The relationship between the analog voltage input to an analog input pin (ANI0 to ANI15) and the value of the A/D conversion result register (ADCR) is as follows:

ADCR = INT (
$$\frac{V_{IN}}{AV_{REF0}} \times 1,024 + 0.5$$
)

Or,

*

$$(\text{ADCR} - 0.5) \times \frac{\text{AV}_{\text{REF0}}}{1,024} \leq \text{ VIN} < (\text{ADCR} + 0.5) \times \frac{\text{AV}_{\text{REF0}}}{1,024}$$

INT (): Function that returns integer of value in ()
VIN: Analog input voltage
AVREF0: AVREF0 pin voltage
ADCR: Value of A/D conversion result register (ADCR)

Figure 13-3 illustrates the relationship between the analog input voltages and A/D conversion results.




Figure 13-3. Relationship Between Analog Input Voltages and A/D Conversion Results

13.5 Operation

13.5.1 Basic operation

- <1> Select one channel whose analog signal is to be converted into a digital signal using the analog input channel specification register (ADS).
- <2> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <3> After sampling for a specific time, the sample & hold circuit enters the hold status and holds the input analog voltage until it has been converted into a digital signal.
- <4> Set bit 9 of the successive approximation register (SAR). The tap selector sets the voltage tap of the series resistor string to (1/2)AV_{REF0}.
- <5> The voltage comparator compares the voltage difference between the voltage tap of the series resistor string and the analog input voltage. If the analog input voltage is greater than (1/2)AVREF0, the MSB of the SAR remains set. If the analog input voltage is less than the (1/2)AVREF0, the MSB is reset.
- <6> Next, bit 8 of SAR is automatically set and the next comparison starts. Depending on the value of bit 9 to which the result of the preceding comparison has been set, the voltage tap of the series resistor string is selected as follows.
 - Bit 9 = 1: (3/4)AVREF0
 - Bit 9 = 0: (1/4)AVREF0

The analog input voltage is compared with one of these voltage taps and bit 8 of SAR is manipulated as follows depending on the result of the comparison.

Analog input voltage \geq voltage tap: bit 8 = 1

Analog input voltage \leq voltage tap: bit 8 = 0

- <7> The above steps are repeated until bit 0 of SAR has been manipulated.
- <8> When comparison of all 10 bits of SAR has been completed, the valid digital value remains in SAR, and the value of SAR is transferred and latched to the A/D conversion result register (ADCR). At the same time, an A/D conversion end interrupt request (INTAD) can be generated.

Caution The first conversion value immediately following the start of A/D conversion may not satisfy the ratings.

13.5.2 Conversion operation (software trigger mode)

- Setting ADCS of the A/D converter mode register (ADM) to 1 starts conversion of the signal input to the channel specified with the analog input channel specification register (ADS). Upon completion of the conversion, the conversion result is stored to the ADCR register and a new conversion starts.
- If ADM, ADS, the power fail comparison threshold value register (PFT), or the power fail comparison mode register (PFM) is written to during conversion, conversion is interrupted and the conversion operation starts again from the beginning.
- If ADCS is set to 0 during conversion, conversion is interrupted and the conversion operation is stopped.
- For whether or not the conversion end interrupt request signal (INTAD) is generated, refer to **13.5.3 Power fail** monitoring function.

13.5.3 Power fail monitoring function

The conversion end interrupt request signal (INTAD) can be controlled as follows using the PFM and PFT registers.

- If PFEN = 0, INTAD is generated each time conversion ends.
- If PFEN = 1 and PFCM = 0, the conversion result and the value of the PFT register are compared when conversion ends, and INTAD is output only if ADCRH ≥ PFT.
- If PFEN and PFCM = 1, the conversion result and the value of the PFT register are compared when conversion ends and INTAD is output only if ADCRH < PFT.
- Because, when PFEN = 1, the conversion result is overwritten after INTAD has been output, unless the conversion result is read by the time the next conversion ends, in some cases it may appear as if the actual operation differs from the operation described above (refer to **Figure 13-4**).




Figure 13-4. Power Fail Monitoring Function (PFCM = 0)

13.6 Cautions

(1) Power consumption in standby mode

The operation of the A/D converter stops in the STOP and IDLE modes (operation of the A/D converter is possible in the HALT mode).

At this time, the power consumption can be reduced by stopping the conversion operation (bit 7 (ADCS) and bit 0 (ADCS2) of the A/D converter mode register (ADM) = 0).

(2) Changing bits FR0 to FR2 stops while ADCS = 1 is prohibited.

(Write access to the ADM register is enabled and overwriting bits FR0 to FR2 is prohibited.)

***** (3) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the A/D converter mode register (ADM). The delay time exists until actual sampling is started after A/D converter operation is enabled. When using a set in which the A/D conversion time must be strictly observed, care is required for the contents

shown in Figure 13-5 and Table 13-3.




Figure 13-5. Timing of A/D Converter Sampling and A/D Conversion Start Delay

FR2	FR1	FR0	Conversion Time	Sampling Time	A/D Conversion Start Delay Time ^{Note}	
					MIN.	MAX.
0	0	0	288/fxx	40/fxx	32/fxx	36/fxx
0	0	1	240/fxx	32/fxx	28/fxx	32/fxx
0	1	0	192/fxx	24/fxx	24/fxx	28/fxx
1	0	0	144/fxx	20/fxx	16/fxx	18/fxx
1	0	1	120/fxx	16/fxx	14/fxx	16/fxx
1	1	0	96/fxx	12/fxx	12/fxx	14/fxx
Oth	Other than above		Setting prohibited	-	_	-

Table 13-3. A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Set Value)

Note The A/D conversion start delay time is the time after wait period. For the wait function, refer to 3.4.8 (2) Access to special on-chip peripheral I/O register.

Remark fxx: Internal system clock frequency

* 13.7 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

1%FSR = (Max. value of analog input voltage that can be converted – Min. value of analog input voltage that can be converted)/100

 $= (AV_{REF0} - 0)/100$

= AVREF0/100

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.





Figure 13-6. Overall Error

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.


Figure 13-7. Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0.....000 to 0.....001.





(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 1.....110 to 1.....111.




Figure 13-9. Full-Scale Error

(6) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.





Figure 13-10. Differential Linearity Error

(7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.





(8) Conversion time


This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

Figure 13-12. Sampling Time



CHAPTER 14 D/A CONVERTER

14.1 Functions


V850ES/KG1 and V850ES/KJ1 incorporate two D/A converter channels (DAC0, DAC1). The D/A converter has the following functions.

- O 8-bit resolution × 2 channels
- O R-2R ladder string method
- O Conversion time: 20 μ s (MAX.) (AV_{REF1} = 2.7 to 5.5 V)
- O Analog output voltage: AVREF1 × m/256 (m = 0 to 255; value set to DACSn register)
- O Operation modes: Normal mode, real-time output mode

Caution The V850ES/KF1 does not have a D/A converter.

Remark n = 0, 1

The D/A converter configuration is shown below.





14.2 Configuration

The D/A converter consists of the following hardware.

Table 14-1. Configuration of D/A Converter

Item	Configuration
Control register	D/A converter mode register (DAM)
	D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

14.3 D/A Converter Control Register

The registers that control the D/A converter are as follows.

- D/A converter mode register (DAM)
- D/A conversion value setting registers 0 and 1 (DACS0, DACS1)


(1) D/A converter mode register (DAM)

This register controls the operation of the D/A converter. The DAM is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears DAM to 00H.

DAM	7							
DAM		6	5	4	3	<2>	1	<0>
	0	0	0	0	DAMD1	DACE1	DAMD0	DACE0
	DAMDn		Selection	of D/A con	verter oper	ation mode	e (n = 0, 1)	
	0	Normal n	node					
	1	Real-time	e output mo	de ^{Note}				
	DACEn		D/A conver	ter operatio	on enable/d	isable cont	rol (n = 0, 1	1)
	0	Disables	operation					
	1	Enables	operation					
	Note The	e output t	rigger in th	ne real-tim	ne output r	node (DA	MDn bit =	1) is as follow
	• \	When n =	0: INTTM	H0 signal				
	• \	When n =	1: INTTM	H1 signal				

(2) D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

These registers set the analog voltage value output to the ANO0 and ANO1 pins. These register are set by an 8-bit memory manipulation instruction. RESET input clears DACS0 and DACS1 to 00H.



14.4 Operation

14.4.1 Operation in normal mode

D/A conversion is performed using a write operation to the D/A conversion value setting register (DACSn) as the trigger.

The setting method is described below.

- <1> Set the DAMDn bit of the D/A converter mode register (DAM) to 0 (normal mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register. Steps <1> and <2> above constitute the initial settings.
- <3> Set the DACEn bit of the DAM register to 1 (D/A conversion enable). D/A conversion starts when this setting is performed.
- <4> To perform subsequent D/A conversions, write to the DACSn register. The previous D/A conversion result is held until the next D/A conversion is performed.

14.4.2 Operation in real-time output mode

D/A conversion is performed using the interrupt request signals (INTTMH0, INTTMH1) of 8-bit timers H0 and H1 (TMH0, TMH1) as the trigger.

The setting method is described below.

- <1> Set the DAMDn bit of the DAM register to 1 (real-time output mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register.
- <3> Set the DACEn bit of the DAM register to 1 (D/A conversion enable). Steps <1> to <3> above constitute the initial settings.
- <4> Operate 8-bit timers H0 and H1 (TMH0, TMH1).
- <5> D/A conversion starts when the INTTMH0 and INTTMH1 signals are generated.
- <6> The INTTMH0 and INTTMH1 signals are generated when subsequent D/A conversions are performed. Before performing the next D/A conversion (generation of INTTMH0, INTTMH1 signals), set the analog voltage value to be output to the ANOn pin to the DACSn register.

14.4.3 Cautions

Observe the following cautions when using the D/A converter of the V850ES/KG1 and V850ES/KJ1.

- When using the D/A converter, set the port pins to the input mode (PM1n bit = 1; n = 0, 1)
- When using the D/A converter, reading of the port is prohibited.
- When using the D/A converter, use both P10 and P11 as D/A outputs. Using one of the port 1 for D/A output and the other as a port is prohibited.
- In the real-time output mode, do not change the setting value of the DACSn register while the trigger signal is output.
- Make sure that AV_{REF1} ≤ V_{DD} and AV_{REF1} = 2.7 V to 5.5 V. The operation is not guaranteed if ranges other than the above are used.

CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE (UART)

The number of asynchronous serial interface (UART) channels incorporated differs as follows depending on the product.

Product Name	V850ES/KF1	V850ES/KG1	V850ES/KJ1
Number of channels	2 channels (UART0, L	JART1)	3 channels (UART0 to UART2)

15.1 Selecting UART2 or l²C1 Mode

*

UART2 and l^2C1 of the V850ES/KJ1 share pins, and therefore these interfaces cannot be used at the same time. Select UART2 or l^2C1 in advance by using the port 8 mode control register (PMC8) and port 8 function control register (PFC8) (refer to **4.3.8 Port 8**).

Caution UART2 or I²C1 transmission/reception operations are not guaranteed if the mode is changed during transmission or reception. Be sure to disable the operation of the unit that is not used.




Figure 15-1. Selecting Mode of UART2 or I²C1

15.2 Features

- Full-duplex communications
 On-chip reception buffer register n (RXBn)
 On-chip transmission buffer register n (TXBn)
- Two-pin configuration^{Note} TXDn: Transmit data output pin RXDn: Receive data input pin
- Reception error detection functions
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 3 types
 - Reception error interrupt (INTSREn):
 - Reception completion interrupt (INTSRn):

Interrupt is generated according to the logical OR of the three types of reception errors

Interrupt is generated when receive data is transferred from the shift register to reception buffer register n after serial transfer is completed during a reception enabled state

• Transmission completion interrupt (INTSTn):

Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the shift register is completed

- The character length of transmit/receive data is specified by to the ASIMn register
- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The ASCK0 pin is available only for UART0.

15.3 Configuration

UARTn is controlled by asynchronous serial interface mode register n (ASIMn), asynchronous serial interface status register n (ASISn), and asynchronous serial interface transmission status register n (ASIFn). Receive data is maintained in reception buffer register n (RXBn), and transmit data is written to transmission buffer register n (TXBn). Figure 15-2 shows the configuration of asynchronous serial interface n (UARTn).

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register for specifying the operation of the asynchronous serial interface.

(2) Asynchronous serial interface status register n (ASISn)

The ASISn register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are reset (0) when the ASISn register is read.

(3) Asynchronous serial interface transmission status register n (ASIFn)

The ASIFn register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmission buffer data flag, which indicates the hold status of TXBn data, and the transmission shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASISn register.

(5) Reception shift register

This is a shift register that converts the serial data that was input to the RXDn pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the reception buffer register n (RXBn).

This register cannot be directly manipulated.

(6) Reception buffer register n (RXBn)

RXBn is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the reception shift register to the RXBn, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request (INTSRn) is generated by the transfer of data to the RXBn.

(7) Transmission shift register

This is a shift register that converts the parallel data that was transferred from the transmission buffer register n (TXBn) to serial data.

When one byte of data is transferred from the TXBn, the shift register data is output from the TXDn pin. This register cannot be directly manipulated.

(8) Transmission buffer register n (TXBn)

TXBn is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to TXBn. The transmission completion interrupt request (INTSTn) is generated synchronized with the completion of transmission of one frame.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXBn register, according to the contents that were set in the ASIMn register.




Figure 15-2. Block Diagram of Asynchronous Serial Interface n

15.4 Control Registers

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register that controls the UARTn transfer operation. This register can be read/written in 8-bit or 1-bit units.

Caution When using UARTn, be sure to set the external pins related to UARTn functions to the control made before setting clock select register n (CKSRn) and the baud rate generator control register n (BRGCn), and then set the UARTEn bit to 1. Then set the other bits.

		_	-	_			-			
	г	<7>	<6>	<5>	4	3	2	1	0	-
	ASIMn	UARTEn	TXEn	RXEn	PSn1	PSn0	CLn	SLn	ISRMn	
JARTEn		Controls the operating clock								
0	Stops clo	ock supply t	o UARTn.							
1	Supplies	clock to U	\RTn.							
	TEn – O I	En = 0, UARTn is asynchronously reset.								
IT UAR	$\Gamma \subseteq \Pi = 0, C$,							
If UARIf the L	TEn = 0, U JARTEn bi	JARTn is re	set. To op d from 1 to			t UARTEn UARTn are		. To set U	IARTEn to	1 again, be
 If UAR If the U sure to 	TEn = 0, U JARTEn bi re-set the	IARTn is re t is change registers o	set. To op d from 1 to f UARTn.	o 0, all the r	registers of		e initialized			C ·
 If UAR If the U sure to 	TEn = 0, U JARTEn bi re-set the	IARTn is re t is change registers o	set. To op d from 1 to f UARTn.	o 0, all the r	registers of	UARTn are	e initialized ardless of t			C ·
 If UAR If the L sure to 	TEn = 0, U JARTEn bi o re-set the ut of the T	IARTn is re t is change registers o	set. To op d from 1 to f UARTn. es high wł	o 0, all the r	registers of	UARTn are	e initialized ardless of t			C ·
 If UAR If the U sure to The outp TXEn 	TEn = 0, U JARTEn bi o re-set the ut of the T Disables	JARTn is re t is change registers o XDn pin go	set. To op d from 1 to f UARTn. es high wh	o 0, all the r	registers of	UARTn are	e initialized ardless of t			C ·

(2/3)

0			ables reception
0	Disables	reception ^{Note}	
1	Enables	reception	
bit to 0 • To initi set (1)	to stop. alize the re the RXEn	eception unit status, clear (0) the RXEn bit,	artup. Set the UARTEn bit to 0 after setting the RXEn and after letting 2 Clock cycles (base clock) elapse, initialization may not be successful. (For details about
PSn1	PSn0	Transmit operation	Receive operation
0	0	Don't output parity bit	Receive with no parity
0	1	Output 0 parity	Receive as 0 parity
1	0	Output odd parity	Judge as odd parity
1	1	Output even parity	Judge as even parity
contai During and if • Odd p	ined in the g reception the numbe parity	transmit data and the parity bit so that it is a, the number of bits with the value "1" conta er is odd, a parity error is generated.). This controls the number of bits with the value "1" an even number. ained in the receive data and the parity bit is counted,
and th	ne parity bit g reception	t so that it is an odd number.	ained in the receive data and the parity bit is counted,
and if			
 0 pari During 	ty g transmiss	sion, the parity bit is cleared (0) regardless , no parity error is generated because no p	
 0 pari During During No pa No pa During 	ty g transmiss g reception rity rity bit is a	sion, the parity bit is cleared (0) regardless , no parity error is generated because no p dded to transmit data.	

CLn	Specifies character length of 1 frame of transmit/receive data
0	7 bits
1	8 bits
 To ov 	erwrite the CLn bit, first clear (0) the TXEn and RXEn bits.
SLn	Specifies stop bit length of transmit data
0	1 bit
1	2 bits
	rerwrite the SLn bit, first clear (0) the TXEn bit. reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations.
 Since 	erwrite the SLn bit, first clear (0) the TXEn bit. reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations.
 Since ISRMn 	erwrite the SLn bit, first clear (0) the TXEn bit. reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations. Enables/disables generation of reception completion interrupt requests when an error occurs
 Since 	erwrite the SLn bit, first clear (0) the TXEn bit. reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations.
 Since ISRMn 	erwrite the SLn bit, first clear (0) the TXEn bit. reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations. Enables/disables generation of reception completion interrupt requests when an error occurs Generate a reception error interrupt request (INTSREn) as an interrupt when an error occurs.
• Since ISRMn 0 1	erwrite the SLn bit, first clear (0) the TXEn bit. reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations. Enables/disables generation of reception completion interrupt requests when an error occurs Generate a reception error interrupt request (INTSREn) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSRn) is generated. Generate a reception completion interrupt request (INTSRn) as an interrupt when an error occurs.
 Since ISRMn 0 1 To ov 	erwrite the SLn bit, first clear (0) the TXEn bit. erwrite the SLn bit, first clear (0) the TXEn bit. ereception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations. Enables/disables generation of reception completion interrupt requests when an error occurs Generate a reception error interrupt request (INTSREn) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSRn) is generated. Generate a reception completion interrupt request (INTSRn) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSRn) as an interrupt when an error occurs. In this case, no reception error interrupt request (INTSRn) is generated.

(3/3)

(2) Asynchronous serial interface status register n (ASISn)

The ASISn register, which consists of 3 error flag bits (PEn, FEn and OVEn), indicates the error status when UARTn reception is complete.

The status flag, which indicates a reception error, always indicates the status of the error that occurred most recently. That is, if the same error occurred several times before the receive data was read, this flag would hold only the status of the error that occurred last.

The ASISn register is cleared to 00H by a read operation. When a reception error occurs, reception buffer register n (RXBn) should be read and the error flag should be cleared after the ASISn register is read. This register is read-only in 8-bit units.

Cautions 1. When the UARTEn bit or RXEn bit of the ASIMn register is set to 0, or when the ASISn register is read, the PEn, FEn, and OVEn bits of the ASISn register are cleared (0).

		7	6	5	4	3	2	1	0	
	ASISn	0	0	0	0	0	PEn	FEn	OVEn	
PEn				Stat	us flag indi	cating a pa	rity error			
0	When the	ASIMn re	egister's U	ARTEn or I	RXEn bit is	set to 0, o	r after the A	SISn regis	ter has bee	n read
1	When rec	eption wa	s complet	ed, the rece	eive data p	arity did no	t match the	parity bit		
 The o 	peration of	the PEn b	oit differs a	ccording to	the setting	s of the P	Sn1 and PS	n0 bits of t	the ASIMn r	egister.
						-				-
FEn				Stat	us flag indi	cating fram	ing error			
0	When the	ASIMn re	egister's U	ARTEn or I	RXEn bit is	set to 0, o	r after the A	SISn regis	ter has bee	n read
1	When rec	eption wa	s complet	ed, no stop	bit was de	tected				
 For re 	ceive data	stop bits,	only the fi	rst bit is che	ecked rega	rdless of th	e stop bit le	ength.		
OVEn				Status	s flag indica	ting an ove	errun error			
0	When the	ASIMn re	egister's U	ARTEn or l	RXEn bit is	set to 0, o	r after the A	SISn regis	ter has bee	n read.
1	UARTn co	ompleted	the next re	eceive oper	ation befor	e reading t	he RXBn re	ceive data	l.	
 When 	an overrun	error oco	curs, the n	ext receive	data value	is not writt	en to the R	XBn regist	er and the c	lata is
disca	rded.									
emark	n = 0, 1	(V850ES	6/KF1, V8	50ES/KG	1)					
	n = 0 to 2	2 (V850B	ES/KJ1)							

2. Operation using a bit manipulation instruction is prohibited.

(3) Asynchronous serial interface transmission status register n (ASIFn)

The ASIFn register, which consists of 2 status flag bits, indicates the status during transmission.

By writing the next data to the TXBn register after data is transferred from the TXBn register to the transmission shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBFn bit of the ASIFn register to prevent writing to the TXBn register by mistake. This register is read-only in 8-bit units.

	_	7	6	5	4	3	2	<1>	<0>	_
	ASIFn 0 0 0 0 0 0 TXBFn TXSFn									
TXBFn	Transmission buffer data flag									
0				0				Mn register ter)	's UARTEn	or TXEn
1	bits is 0, or when data has been transferred to the transmission shift register) Data to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register (Data exists in TXBn register when the TXBn register (Data exists in TXBn register (
When	has been w transmission ag is 0. If wri	vritten to) n is perfo	rmed contir	nuously, da	ta should b	e written to	the TXBr	n register af	ter confirmi	ng that
When	has been w	vritten to) n is perfo iting to T>	rmed contir (Bn registe	nuously, da r is perform	ta should b led when th	e written to iis flag is 1,	the TXBr transmit	n register af data canno	ter confirmi t be guaran	ng that
When this flag	has been w transmission ag is 0. If wri	vritten to) n is perfor iting to T> Transm s or a wa	rmed contir (Bn registe ission shift iting transm	nuously, da r is perform register da nission (Wh	ta should b and when th ta flag (indi en the ASI	e written to iis flag is 1, cates the tr Mn register	the TXBr transmit ansmissio 's UARTE	n register af	ter confirmi t be guaran UARTn) bits is set to	ng that teed.
 When this fla TXSFn 	has been w transmission ag is 0. If wri	vritten to) n is perfor iting to T> Transm s or a wai ving trans	rmed contir (Bn registe ission shift iting transm fer comple	nuously, da r is perform register da nission (Wh tion, the ne	ta should b ned when th ta flag (indi en the ASII xt data tran	e written to iis flag is 1, cates the tr Vn register sfer from th	the TXBr transmit ansmissio 's UARTE ne TXBn r	n register af data canno on status of in or TXEn egister is no	ter confirmi t be guaran UARTn) bits is set to	ng that teed.

(4) Reception buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for storing parallel data that had been converted by the reception shift register.

When reception is enabled (RXEn bit = 1 in the ASIMn register), receive data is transferred from the reception shift register to the RXBn register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request (INTSRn) is generated by the transfer to the RXBn register. For information about the timing for generating this interrupt request, refer to **15.6.4 Receive operation**.

If reception is disabled (RXEn bit = 0 in the ASIMn register), the contents of the RXBn register are retained, and no processing is performed for transferring data to the RXBn register even when the shift-in processing of one frame is completed. Also, no reception completion interrupt is generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXBn register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (OVEn bit = 1 in the ASISn register) occurs, the receive data at that time is not transferred to the RXBn register.

Except when a reset is input, the RXBn register becomes FFH even when UARTEn bit = 0 in the ASIMn register.

This register is read-only in 8-bit units.

(5) Transmission buffer register n (TXBn)

The TXBn register is an 8-bit buffer register for setting transmit data.


When transmission is enabled (TXEn bit = 1 in the ASIMn register), the transmit operation is started by writing data to TXBn register.

When transmission is disabled (TXEn bit = 0 in the ASIMn register), even if data is written to TXBn register, the value is ignored.

The TXBn register data is transferred to the transmission shift register, and a transmission completion interrupt request (INTSTn) is generated, synchronized with the completion of the transmission of one frame from the transmission shift register. For information about the timing for generating this interrupt request, refer to **15.6.2 Transmit operation**.

When TXBFn bit = 1 in the ASIFn register, writing must not be performed to TXBn register.

This register can be read or written in 8-bit units.



15.5 Interrupt Requests

The following three types of interrupt requests are generated from UARTn.

- Reception error interrupt (INTSREn)
- Reception completion interrupt (INTSRn)
- Transmission completion interrupt (INTSTn)

The default priorities among these three types of interrupt requests is, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt.

Interrupt	Priority
Reception error	1
Reception completion	2
Transmission completion	3

Table 15-1. Generated Interrupts and Default Priorities

(1) Reception error interrupt (INTSREn)

When reception is enabled, a reception error interrupt is generated according to the logical OR of the three types of reception errors explained for the ASISn register. Whether a reception error interrupt (INTSREn) or a reception completion interrupt (INTSRn) is generated when an error occurs can be specified according to the ISRMn bit of the ASIMn register.

When reception is disabled, no reception error interrupt is generated.

(2) Reception completion interrupt (INTSRn)

When reception is enabled, a reception completion interrupt is generated when data is shifted in to the reception shift register and transferred to reception buffer register n (RXBn).

A reception completion interrupt request can be generated in place of a reception error interrupt according to the ISRMn bit of the ASIMn register even when a reception error has occurred.

When reception is disabled, no reception completion interrupt is generated.

(3) Transmission completion interrupt (INTSTn)

A transmission completion interrupt is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmission shift register.

15.6 Operation


15.6.1 Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 15-3.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to asynchronous serial interface mode register n (ASIMn).

Also, data is transferred with LSB first.





15.6.2 Transmit operation

When the UARTEn bit is set to 1 in the ASIMn register, a high level is output from the TXDn pin.

Then, when the TXEn bit is set to 1 in the ASIMn register, transmission is enabled, and the transmit operation is started by writing transmit data to transmission buffer register n (TXBn).

(1) Transmission enabled state

This state is set by the TXEn bit in the ASIMn register.

- TXEn = 1: Transmission enabled state
- TXEn = 0: Transmission disabled state

Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(2) Starting a transmit operation


In the transmission enabled state, a transmit operation is started by writing transmit data to transmission buffer register n (TXBn). When a transmit operation is started, the data in TXBn is transferred to transmission shift register. Then, the transmission shift register outputs data to the TXDn pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(3) Transmission interrupt request

When the transmission shift register becomes empty, a transmission completion interrupt request (INTSTn) is generated. The timing for generating the INTSTn interrupt differs according to the specification of the stop bit length. The INTSTn interrupt is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXBn register, the transmit operation is suspended.

Caution Normally, when the transmission shift register becomes empty, a transmission completion interrupt (INTSTn) is generated. However, no transmission completion interrupt (INTSTn) is generated if the transmission shift register becomes empty due to the input of RESET.





15.6.3 Continuous transmission operation

UARTn can write the next transmit data to the TXBn register at the timing that the transmission shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the INTSTn interrupt service after the transmission of one data frame. In addition, reading the TXSFn bit of the ASIFn register after the occurrence of a transmission completion interrupt enables the TXBn register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIFn register to confirm the transmission status and whether or not data can be written to the TXBn register.

TXBFn	Whether or Not Writing to TXBn Register Is Enabled
0	Writing is enabled
1	Writing is not enabled

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXBn register and confirm that the TXBFn bit is 0, and then write the next transmit data (second byte) to TXBn register. If writing to the TXBn register is performed when the TXBFn bit is 1, transmit data cannot be guaranteed.

While transmission is being performed continuously, whether writing to the TXBn register later is enabled can be judged by confirming the TXSFn bit after the occurrence of a transmission completion interrupt.

TXSFn	Transmission Status
0	Transmission is completed. However, the cautions concerning the TXBFn bit must be observed. Writing transmit data can be performed twice (2 bytes).
1	Under transmission. Transmit data can be written once (1 byte).

- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSFn bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSFn bit is 1, transmit data cannot be guaranteed.
 - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTSTn interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSFn bit.




Figure 15-5. Continuous Transmission Processing Flow

(1) Starting procedure

The procedure to start continuous transmission is shown below.





Figure 15-6. Continuous Transmission Starting Procedure

Transmission Starting Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
Set transmission mode	<1> Start transmission unit	0	0
• Write data (1)		1	0
	<2> Generate start bit	1	1
		0	1
	Start data (1) transmission	0	1
 Read ASIFn register (confirm that TXBFn bit = 0) ← 		<u>0</u>	1
• Write data (2)		1	1
	< <transmission in="" progress="">></transmission>		
	<3> INTSTn interrupt occurs	0	1
 Read ASIFn register (confirm that TXBFn bit = 0) ← 		<u>0</u>	1
• Write data (3)	►	1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">></transmission>		
	<5> INTSTn interrupt occurs	0	1
 Read ASIFn register (confirm that TXBFn bit = 0) ← 		<u>0</u>	1
• Write data (4)	▶	1	1

(2) Ending procedure

The procedure for ending continuous transmission is shown below.





Transmission End Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTSTn interrupt occurs	0	1
 Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
Write data (m)		1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">></transmission>		
	<9> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXSFn bit = 1) ◀		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">></transmission>		
	<11> Generate INTSTn interrupt	0	0
 Read ASIFn register (confirm that TXSFn bit = 0) 		0	<u>0</u>
Clear (0) the UARTEn bit or TXEn bit	Initialize internal circuits		

15.6.4 Receive operation

The awaiting reception state is set by setting the UARTEn bit to 1 in the ASIMn register and then setting the RXEn bit to 1 in the ASIMn register. To start the receive operation, first perform start bit detection. The start bit is detected by sampling the RXDn pin. When the receive operation begins, serial data is stored sequentially in the reception shift register according to the baud rate that was set. A reception completion interrupt (INTSRn) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from reception buffer register n (RXBn) to memory by this interrupt servicing.

(1) Reception enabled state

The receive operation is set to the reception enabled state by setting the RXEn bit in the ASIMn register to 1.

- RXEn bit = 1: Reception enabled state
- RXEn bit = 0: Reception disabled state

In reception disabled state, the reception hardware stands by in the initial state. At this time, the contents of reception buffer register n (RXBn) are retained, and no reception completion interrupt or reception error interrupt is generated.

(2) Starting a receive operation

A receive operation is started by the detection of a start bit. The RXDn pin is sampled using the serial clock from baud rate generator n (BRGn).

(3) Reception completion interrupt

When RXEn = 1 in the ASIMn register and the reception of one frame of data is completed (the stop bit is detected), a reception completion interrupt (INTSRn) is generated and the receive data within the reception shift register is transferred to RXBn at the same time.

Also, if an overrun error (OVEn bit = 1 in the asynchronous serial interface status register (ASISn)) occurs, the receive data at that time is not transferred to reception buffer register n (RXBn), and either a reception completion interrupt (INTSRn) or a reception error interrupt (INTSREn) is generated according to the ISRMn bit setting in the ASIMn register.

Even if a parity error (PEn bit = 1 in the ASISn register) or framing error (FEn bit = 1 in the ASISn register) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either a reception completion interrupt (INTSREn) or a reception error interrupt (INTSREn) is generated according to the ISRMn bit setting in the ASIMn register (the receive data within the reception shift register is transferred to RXBn).

If the RXEn bit is reset (0) during a receive operation, the receive operation is immediately stopped. The contents of reception buffer register n (RXBn) and of the asynchronous serial interface status register (ASISn) at this time do not change, and no reception completion interrupt (INTSRn) or reception error interrupt (INTSREn) is generated.

No reception completion interrupt is generated when RXEn = 0 (reception is disabled).




Figure 15-8. Asynchronous Serial Interface Reception Completion Interrupt Timing

15.6.5 Reception error

The three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. As a result of data reception, the various flags of the ASISn register are set (1), and a reception error interrupt (INTSREn) or a reception completion interrupt (INTSRn) is generated at the same time. The ISRMn bit of the ASIMn register specifies whether INTSREn or INTSRn is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASISn register during the INTSREn or INTSRn interrupt servicing.

The contents of the ASISn register are reset (0) by reading the ASISn register.

Error Flag	Reception Error	Cause
PEn	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from reception buffer register n (RXBn)

Table 15-2. Reception Error Causes

(1) Separation of reception error interrupt

A reception error interrupt can be separated from the INTSRn interrupt and generated as the INTSREn interrupt by clearing the ISRMn bit of the ASIMn register to 0.

Figure 15-9. When Reception Error Interrupt Is Separated from INTSRn Interrupt (ISRMn Bit = 0)





Figure 15-10. When Reception Error Interrupt Is Included in INTSRn Interrupt (ISRMn Bit = 1)



15.6.6 Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used on the transmission and reception sides.

(1) Even parity

(i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(2) Odd parity

(i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(3) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(4) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

15.6.7 Receive data noise filter

The RXDn signal is sampled at the rising edge of the prescaler output base clock (Clock). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (see **Figure 15-12**). Refer to **15.7.1 (1) Base clock (Clock)** regarding the base clock.

Also, since the circuit is configured as shown in Figure 15-11, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.





Figure 15-11. Noise Filter Circuit

Figure 15-12. Timing of RXDn Signal Judged as Noise



15.7 Dedicated Baud Rate Generator n (BRGn)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception by UARTn. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

15.7.1 Baud rate generator n (BRGn) configuration




Figure 15-13. Configuration of Baud Rate Generator n (BRGn)

(1) Base clock (Clock)

When the UARTEn bit = 1 in the ASIMn register, the clock selected according to the TPSn3 to TPSn0 bits of the CKSRn register is supplied to the transmission/reception unit. This clock is called the base clock (Clock), and its frequency is referred to as f_{CLK} . When UARTEn = 0, Clock is fixed to low level.

15.7.2 Serial clock generation

A serial clock can be generated according to the settings of the CKSRn and BRGCn registers. The base clock to the 8-bit counter is selected by the TPSn3 to TPSn0 bits of the CKSRn register. The 8-bit counter divisor value can be set by the MDLn7 to MDLn0 bits of the BRGCn register.

(1) Clock select register n (CKSRn)

The CKSRn register is an 8-bit register for selecting the basic block using the TPSn3 to TPSn0 bits. The clock selected by the TPSn3 to TPSn0 bits becomes the base clock (Clock) of the transmission/ reception module. Its frequency is referred to as f_{CLK} .

This register can be read or written in 8-bit units.

Caution Set the UARTEn bit of the ASIMn register to 0 before rewriting the TPSn3 to TPSn0 bits.

		7	6	5	4	3	2	1	0
	CKSRn	0	0	0	0	TPSn3	TPSn2	TPSn1	TPSn0
TPSn3	TPSn2	TPSn1	TPSn0			Dessiv		/r Note 1	
						Receive	e operation	(ICLK)	
0	0	0	0	fxx					
0	0	0	1	fxx/2					
0	0	1	0	fxx/4					
0	0	1	1	fxx/8					
0	1	0	0	fxx/16					
0	1	0	1	fxx/32					
0	1	1	0	fxx/64					
0	1	1	1	fxx/128					
1	0	0	0	fxx/256					
1	0	0	1	fxx/512					
1	0	1	0	fxx/1,024					
1	0	1	1	ASCK0 [№]	™² (extern	al input)			
Other tha	an above			Setting p	rohibited				
Notes 1	. Set so as	s to satisfv	the followi	na conditio	ns.				
		-	fclк ≤ 12 №	-					
	VDD = 2.7	7 to 4.0 V:	fc∟к ≤ 6 MI	Ηz					
2	. ASCK0 i	nput clock	can be use	ed only by	UART0.				
	Setting o	f UART1 a	nd UART2	is prohibit	ed.				

(2) Baud rate generator control register n (BRGCn)

The BRGCn register is an 8-bit register that controls the baud rate (serial transfer speed) of UARTn. This register can be read or written in 8-bit units.

Caution If the MDLn7 to MDLn0 bits are to be overwritten, the TXEn and RXEn bits should be set to 0 in the ASIMn register first.

		7	6	5	4		3	2	1	0	
BRGCn MDLn7		Ln7 N	/IDLn6	MDLn5	MDL	n4 N	1DLn3	MDLn2	MDLn1	MDLn1 MDLn0	
MDLn7	MDLn6	MDLn5	MDLn4	MDLn3	MDLn2	MDLn	1 MDLn0) Setting value (k		rial clock	
0	0	0	0	0	×	×	×	-	Setting	Setting prohibited	
0	0	0	0	1	0	0	0	8	fclk/8	fс∟к/8	
0	0	0	0	1	0	0	1	9	fclк/9	fc∟к/9	
0	0	0	0	1	0	1	0	10	fclk/10	fclк/10	
:	:	:	:	:		:	:	:		:	
1	1	1	1	1	0	1	0	250	fclк/25	50	
1	1	1	1	1	0	1	1	251	fclк/25	fc∟к/251	
1	1	1	1	1	1	0	0	252	fclк/25	52	
1	1	1	1	1	1	0	1	253	fclk/25	53	
1	1	1	1	1	1	1	0	254	fclk/25	54	
1	1	1	1	1	1	1	1	255	fclк/25	55	
Remarl	2. ∤ 3. ⊺	bi c: Value	ts of CK e set by id rate is	SRn ree MDLn7	gister to MDL	_n0 bit	s (k = 8,	selected 9, 10,, counter o	255)	13 to TPSi y 2	

(3) Baud rate

The baud rate is the value obtained by the following formula.

Baud rate =
$$\frac{f_{CLK}}{2 \times k}$$
 [bps]

 f_{CLK} = Frequency [Hz] of base clock (Clock) selected by TPSn3 to TPSn0 bits of CKSRn register.

k = Value set by MDLn7 to MDLn0 bits of BRGCn register (k = 8, 9, 10, ..., 255)

(4) Baud rate error

The baud rate error is obtained by the following formula.

$$\operatorname{Error}(\%) = \left(\frac{\operatorname{Actual baud rate (baud rate with error)}}{\operatorname{Desired baud rate (normal baud rate)}} - 1\right) \times 100[\%]$$

- Cautions 1. Make sure that the baud rate error during transmission does not exceed the allowable error of the reception destination.
 - 2. Make sure that the baud rate error during reception is within the allowable baud rate range during reception, which is described in (4) Allowable baud rate during reception.

Example: Base clock frequency = 10 MHz = 10,000,000 Hz Setting of MDLn7 to MDLn0 bits in BRGCn register = 00100001B (k = 33) Target baud rate = 153,600 bps

> Baud rate = 10M/(2 × 33) = 10,000,000/(2 × 33) = 151,515 [bps]

Error = (151,515/153,600 - 1) × 100 = -1.357 [%]

15.7.3 Baud rate setting example

Baud Rate	1	fxx = 20 MHz	2	1	fxx = 16 MHz	2	1	fxx = 10 MHz	:
(bps)	fськ	k	ERR	fclk	k	ERR	fськ	k	ERR
300	fxx/512	41H (65)	0.16	fxx/1024	1AH (26)	0.16	fxx/256	41H (65)	0.16
600	fxx/256	41H (65)	0.16	fxx/1024	0DH (13)	0.16	fxx/128	41H (65)	0.16
1200	fxx/128	41H (65)	0.16	fxx/512	0DH (13)	0.16	fxx/64	41H (65)	0.16
2400	fxx/64	41H (65)	0.16	fxx/256	0DH (13)	0.16	fxx/32	41H (65)	0.16
4800	fxx/32	41H (65)	0.16	fxx/128	0DH (13)	0.16	fxx/16	41H (65)	0.16
9600	fxx/16	41H (65)	0.16	fxx/64	0DH (13)	0.16	fxx/8	41H (65)	0.16
10400	fxx/64	0FH (15)	0.16	fxx/64	0CH (12)	0.16	fxx/32	0FH (15)	0.16
19200	fxx/8	41H (65)	0.16	fxx/32	0DH (13)	0.16	fxx/4	41H (65)	0.16
24000	fxx/32	0DH (13)	0.16	fxx/2	A7H (167)	-0.20	fxx/16	0DH (13)	0.16
31250	fxx/32	0AH (10)	0.00	fxx/32	08H (8)	0.00	fxx/16	0AH (10)	0
33600	fxx/2	95H (149)	-0.13	fxx/2	77H (119)	0.04	fxx	95H (149)	-0.13
38400	fxx/4	41H (65)	0.16	fxx/16	0DH (13)	0.16	fxx/2	41H (65)	0.16
48000	fxx/16	0DH (13)	0.16	fxx/2	53H (83)	0.40	fxx/8	0DH (13)	0.16
56000	fxx/2	59H (89)	0.32	fxx/2	47H (71)	0.60	fxx	59H (89)	0.32
62500	fxx/16	0AH (10)	0.00	fxx/16	08H (8)	0.00	fxx/8	0AH (10)	0.00
76800	fxx/2	41H (65)	0.16	fxx/8	0DH (13)	0.16	fxx	41H (65)	0.16
115200	fxx/2	2BH (43)	0.94	fxx/2	23H (35)	-0.79	fxx	2BH (43)	0.94
153600	fxx/2	21H (33)	-1.36	fxx/4	0DH (13)	0.16	fxx	21H (33)	-1.36
312500	fxx/4	08H (8)	0	fxx/2	0DH (13)	-1.54	fxx/2	08H (8)	0.00

Table 15-3. Baud Rate Generator Setting Data

Caution The maximum allowable frequency of the base clock (fcLK) is 12 MHz.

Remark fxx: Internal system clock frequency

fclk: Base clock frequency

k: Setting values of MDLn7 to MDLn0 bits in BRGCn register


ERR: Baud rate error [%]

n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)

15.7.4 Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 15-14, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGCn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

 $FL = (Brate)^{-1}$

Brate: UARTn baud rate

k: BRGCn register setting value

FL: 1-bit data length

When the latch timing margin is 2 base clocks (Clock), the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k-2}$$
 Brate

The allowable baud rate error of UARTn and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.


Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%

- Remarks 1. The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
 - 2. k: BRGCn setting value

15.7.5 Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of the base clock (Clock) longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fclk yields the following equation.

FLstp = FL + 2/fclk

Therefore, the transfer rate during continuous transmission is as follows (when the stop bit length = 1).

Transfer rate = $11 \times FL = 2/f_{CLK}$

15.8 Cautions

Cautions to be observed when using UARTn are shown below.

- (1) When the supply of clocks to UARTn is stopped (for example, in IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXDn pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by setting UARTEn = 0, RXEn = 0, and TXEn = 0 in the ASIMn register.
- (2) UARTn has a 2-stage buffer configuration consisting of transmission buffer register n (TXBn) and the transmission shift register, and has status flags (the TXBFn and TXSFn bits of the ASIFn register) that indicate the status of each buffer. If the TXBFn and TXSFn bits are read in continuous transmission, the value changes 10 → 11 →01. Read only the TXBFn bit during continuous transmission.

CHAPTER 16 CLOCKED SERIAL INTERFACE 0 (CSI0)

The number of clocked serial interface 0 (CSI0) channels incorporated differs as follows depending on the product.

Product Name	V850ES/KF1	V850ES/KG1	V850ES/KJ1
Number of channels	2 channels (CSI00, CS	SI01)	3 channels (CSI00 to CSI02)

16.1 Features

×

- Half-duplex communications
- Master mode/slave mode selectable
- Transmission data length: 8 bits or 16 bits can be set
- MSB/LSB-first selectable for transfer data
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SO0n: Serial transmit data output
 - SIOn: Serial receive data input

SCK0n: Serial clock I/O

- Interrupt sources: 1 type
 - Transmission/reception completion interrupt (INTCSI0n)
- Transmission/reception mode or reception-only mode selectable
- Two transmission buffers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode/repeat transfer mode selectable

Remark n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)

16.2 Configuration

CSI0n is controlled via clocked serial interface mode register 0n (CSIM0n).

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register is an 8-bit register that specifies the operation of CSI0n.

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSIOn serial transfer operation.

(3) Serial I/O shift register 0n (SIO0n)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The SIO0n register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

(4) Serial I/O shift register 0nL (SIO0nL)

The SIO0nL register is an 8-bit shift register that converts parallel data into serial data. The SIO0nL register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by access of the buffer register .

(5) Clocked serial interface reception buffer register n (SIRBn)

The SIRBn register is a 16-bit buffer register that stores receive data.

- (6) Clocked serial interface reception buffer register nL (SIRBnL) The SIRBnL register is an 8-bit buffer register that stores receive data.
- (7) Clocked serial interface read-only reception buffer register n (SIRBEn) The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

(8) Clocked serial interface read-only reception buffer register nL (SIRBEnL) The SIRBEnL register is an 8-bit buffer register that stores receive data. The SIRBEnL register is the same as the SIRBnL register. It is used to read the contents of the SIRBnL register.

- (9) Clocked serial interface transmission buffer register n (SOTBn) The SOTBn register is a 16-bit buffer register that stores transmit data.
- (10) Clocked serial interface transmission buffer register nL (SOTBLnL) The SOTBnL register is an 8-bit buffer register that stores transmit data.
- (11) Clocked serial interface initial transmission buffer register n (SOTBFn) The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the repeat transfer mode.

(12) Clocked serial interface initial transmission buffer register nL (SOTBFnL)

The SOTBFnL register is an 8-bit buffer register that stores initial transmit data in the repeat transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCKOn pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception operation, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

(16) Interrupt controller

Controls the interrupt request timing.

Remark n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)




Figure 16-1. Block Diagram of Clocked Serial Interface

16.3 Control Registers

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register controls the CSI0n operation.

These registers can be read/written in 8-bit or 1-bit units (however, bit 0 is read-only).

Caution Overwriting the TRMDn, CCLn, DIRn, CSITn, and AUTOn bits of the CSIM0n register can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

		<7>	<6>	5	<4>	3	2	1	<0>
		SI0En	TRMDn	CCLn	DIRn	CSITn	AUTOn	0	CSOTn
							I		
CSI0En				Enable	s/disables	CSI0n ope	ration		
0	Enables CSI0	n operat	ion.						
1	Disables CSI0)n opera	tion.						
	nal CSI0n circui atus when the C		-			-	En bit to 0. F	or the \overline{S}	CK0n and SO0n pi
TRMDn				Specifies	transmiss	on/receptic	on mode		
0	Receive-only r	mode							
1	Transmission/		n mode						
CCLn	e TRMDn bit = 1	,			Specifies d	-			···
0	8 bits				Specifies o	ata length			
1	16 bits								
	10 513								
DIRn			Sp	pecifies tra	nsfer direc	tion mode	(MSB/LSB)		
0	First bit of tran	nsfer dat	a is MSB						
	First bit of tran	nsfer dat	a is LSB						
1									
	[Controls d	elay of inte	errupt reque	est signal		
1 CSITn 0	No delay			Controls d	elay of inte	errupt reque	est signal		
CSITn	No delay Delay mode (ii	nterrupt			-		est signal		
CSITn 0 1 The dela	Delay mode (ii / mode (CSITn	bit = 1) i	request sig s valid only	gnal is dela v in the ma	ayed 1/2 cy	/cle) (CKS0n2 t	o CSK0n0 b		CSICn register are
CSITn 0 1 The dela	Delay mode (ii	bit = 1) i	request sig s valid only	gnal is dela v in the ma	ayed 1/2 cy	/cle) (CKS0n2 t	o CSK0n0 b		CSICn register are
CSITn 0 1 The dela	Delay mode (ii / mode (CSITn	bit = 1) i	request sig s valid only (S0n2 to C	gnal is dela / in the ma KS0n0 bit	ayed 1/2 cy aster mode s are 111B	rcle) (CKS0n2 t), do not se	o CSK0n0 b	node.	CSICn register are
CSITn 0 1 The dela not 111B	Delay mode (ii / mode (CSITn	bit = 1) ia node (Ck	request sig s valid only (S0n2 to C	gnal is dela / in the ma KS0n0 bit	ayed 1/2 cy aster mode s are 111B	rcle) (CKS0n2 t), do not se	o CSK0n0 b et the delay r	node.	e CSICn register ar
CSITn 0 1 The dela not 111B AUTOn	Delay mode (i / mode (CSITn). In the slave m	bit = 1) ia node (Ck r mode	request sig s valid only (S0n2 to C	gnal is dela / in the ma KS0n0 bit	ayed 1/2 cy aster mode s are 111B	rcle) (CKS0n2 t), do not se	o CSK0n0 b et the delay r	node.	CSICn register are
CSITn 0 1 The dela not 111B AUTOn 0	Delay mode (i / mode (CSITn)). In the slave m Single transfer	bit = 1) ia node (Ck r mode	request sig s valid only (S0n2 to C	gnal is dela / in the ma KS0n0 bit es single t	ayed 1/2 cy aster mode s are 111B ransfer mo	rcle) (CKS0n2 t), do not se	o CSK0n0 b et the delay r at transfer m	node.	CSICn register an

Remark n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n transfer operation. These registers can be read/written in 8-bit or 1-bit units.

Caution The CSICn register can be overwritten only when the CSI0En bit of the CSIM0n register = 0.

	г	7	6	5	4	3	2	1	0
	CSICn	0	0	0	CKPn	DAPn	CKS0n2	CKS0n1	CKS0n0
CKPn	DADo)noration n	nodo		
0	DAPn 0					peration n			_
Ū	Ŭ			SCK0n (I/					_
				SO0n (outp			XDO4XDO3X XDI4 XDI3X		—
				SI0n (inp					
0	1			SCK0n (I/0) (c	UГ	பா		_
				SO0n (outpu					_
				SI0n (inpu	ut) <u>X DI7</u>				_
1	0			SCK0n (I/0		лл		าาาา	_
				SO0n (outpu	ut) DO	7 X DO6 X DO5			00
				SI0n (inpu	ut) DI	7 X DI6 X DI5			10
1	1			SCK0n (I/0					
				SO0n (outpu				2 X DO1 X DO0	=
				SI0n (inpu					_
CKS0n2	CKS0n1	CKS0n0		Inpu	ut clock			Ν	lode
0	0	0	fxx/2 ^{Note 1}				Master n	node	
0	0	1	fxx/2 ²				Master n	node	
0	1	0	fxx/2 ³				Master n	node	
0	1	1	fxx/2 ⁴				Master n	node	
1	0	0	fxx/2⁵				Master n	node	
1	0	1	fxx/2 ⁶				Master n	node	
1	1	0	Clock g	enerated by	/ TO50, TO	51 ^{Note 2}	Master n	node	
1	1	1	Externa	l clock (SCł	(0n)		Slave m	ode	
	Selecta		fxx ≤ 10	MHz					
2.	CSI00:								
	CSI01:								
	CSI02:	1051							

(3) Clocked serial interface reception buffer register n (SIRBn)

The SIRBn register is a 16-bit buffer register that stores receive data.

When the receive-only mode is set (TRMDn bit of CSIM0n register = 0), the reception operation is started by reading data from the SIRBn register.

These registers are read-only, in 16-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSI0En bit of the CSIM0n register.

- Cautions 1. Read the SIRBn register only when the 16-bit data length has been set (CCLn bit of CSIM0n register = 1).
 - 2. When the single transfer mode has been set (AUTOn bit of CSIM0n register = 0), perform a read operation only in the idle state (CSOTn bit of CSIM0n register = 0). If the SIRBn register is read during data transfer, the data cannot be guaranteed.

	Atter res	set: C	000H	ł	R	Add	ress:	FFFF	FD0	2H, F	FFFF	D12⊦	I, FFF	FFD2	22H		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Remark	n = 0, 1	(V8	50ES	S/KF1	, V8	50ES	/KG ⁻	1), n	= 0 to	5 2 (\	/850	ES/K	(J1)				

(4) Clocked serial interface reception buffer register nL (SIRBnL)

The SIRBnL register is an 8-bit buffer register that stores receive data.


When the receive-only mode is set (TRMDn bit of CSIM0n register = 0), the reception operation is started by reading data from the SIRBnL register.

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSI0En bit of the CSIM0n register.

The SIRBnL register is the same as the lower bytes of the SIRBn register.

- Cautions 1. Read the SIRBnL register only when the 8-bit data length has been set (CCLn bit of CSIM0n register = 0).
 - When the single transfer mode is set (AUTOn bit of CSIM0n register = 0), perform a read operation only in the idle state (CSOTn bit of CSIM0n register = 0). If the SIRBnL register is read during data transfer, the data cannot be guaranteed.



(5) Clocked serial interface read-only reception buffer register n (SIRBEn)

The SIRBEn register is a 16-bit buffer register that stores receive data.

These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSI0En bit of the CSIM0n register.

The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

Cautions 1. The receive operation is not started even if data is read from the SIRBEn register.

 The SIRBEn register can be read only if the 16-bit data length is set (CCLn bit of CSIM0n register = 1).

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBEn	SIRBE															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

(6) Clocked serial interface read-only reception buffer register nL (SIRBEnL)

The SIRBEnL register is an 8-bit buffer register that stores receive data.


These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSI0En bit of the CSIM0n register.

The SIRBEnL register is the same as the SIRBnL register. It is used to read the contents of the SIRBnL register.

Cautions 1. The receive operation is not started even if data is read from the SIRBEnL register.

 The SIRBEnL register can be read only if the 8-bit data length has been set (CCLn bit of CSIM0n register = 0).




(7) Clocked serial interface transmission buffer register n (SOTBn)

The SOTBn register is a 16-bit buffer register that stores transmit data.

When the transmission/reception mode is set (TRMDn bit of CSIM0n register = 1), the transmission operation is started by writing data to the SOTBn register.

This register can be read/written in 16-bit units.

- Cautions 1. Access the SOTBn register only when the 16-bit data length is set (CCLn bit of CSIM0n register = 1).
 - 2. When the single transfer mode is set (AUTOn bit of CSIM0n register = 0), perform access only in the idle state (CSOTn bit of CSIM0n register = 0). If the SOTBn register is accessed during data transfer, the data cannot be guaranteed.



(8) Clocked serial interface transmission buffer register nL (SOTBnL)

The SOTBnL register is an 8-bit buffer register that stores transmit data.

When the transmission/reception mode is set (TRMDn bit of CSIM0n register = 1), the transmission operation is started by writing data to the SOTBnL register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBnL register is the same as the lower bytes of the SOTBn register.

- Cautions 1. Access the SOTBnL register only when the 8-bit data length has been set (CCLn bit of CSIM0n register = 0).
 - 2. When the single transfer mode is set (AUTOn bit of CSIM0n register = 0), perform access only in the idle state (CSOTn bit of CSIM0n register = 0). If the SOTBnL register is accessed during data transfer, the data cannot be guaranteed.

	After res	set: 00H	R/W	Address:	FFFFD0	4H, FFFFF	D14H, FFF	FFD24H	
		7	6	5	4	3	2	1	0
	SOTBnL	SOTBn7	SOTBn6	SOTBn5	SOTBn4	SOTBn3	SOTBn2	SOTBn1	SOTBn0
Remark	n = 0, 1 (\	/850ES/K	F1, V850	ES/KG1),	n = 0 to 2	2 (V850ES	6/KJ1)		

(9) Clocked serial interface initial transmission buffer register n (SOTBFn)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the repeat transfer mode.

The transmission operation is not started even if data is written to the SOTBFn register. These registers can be read/written in 16-bit units.

Caution Access the SOTBFn register only when the 16-bit data length has been set (CCLn bit of CSIM0n register = 1), and only in the idle state (CSOTn bit of CSIM0n register = 0). If the SOTBFn register is accessed during data transfer, the data cannot be guaranteed.

After re	set: 0	000H	R/	W	Addre	ess: F	FFFF	D08H,	FFFFF	D18H	, FFFF	FD28	н			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
emark n =	0, 1 (V850I	ES/KF	⁻ 1, V8	50ES	/KG1), n =	0 to 2	(V85	0ES/ł	<j1)< td=""><td></td><td>I</td><td>I</td><td>1</td><td>1</td></j1)<>		I	I	1	1

(10) Clocked serial interface initial transmission buffer register nL (SOTBFnL)


The SOTBFnL register is an 8-bit buffer register that stores initial transmission data in the repeat transfer mode.

The transmission operation is not started even if data is written to the SOTBFnL register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBFnL register is the same as the lower bytes of the SOTBFn register.

Caution Access the SOTBFnL register only when the 8-bit data length has been set (CCLn bit of CSIM0n register = 0), and only in the idle state (CSOTn bit of CSIM0n register = 0). If the SOTBFnL register is accessed during data transfer, the data cannot be guaranteed.



(11) Serial I/O shift register n (SIO0n)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The transfer operation is not started even if the SIO0n register is read. These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSI0En bit of the CSIM0n register.

Caution Access the SIO0n register only when the 16-bit data length has been set (CCLn bit of CSIM0n register = 1), and only in the idle state (CSOTn bit of CSIM0n register = 0). If the SIO0n register is accessed during data transfer, the data cannot be guaranteed.

After reset: 0000H R Address: FFFFFD0AH, FFFFFD1AH, FFFFFD2AH 15 13 12 11 8 7 5 3 2 0 14 10 9 6 4 1 SIOOn SIOn15 SIOn14 SIOn13 SIOn12 SIOn11 SIOn10 SIOn9 SIOn8 SIOn7 SIOn6 SIOn5 SIOn4 SIOn3 SIOn2 SIOn1 SIOn0 **Remark** n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)

(12) Serial I/O shift register 0nL (SIO0nL)

The SIO0nL register is an 8-bit shift register that converts parallel data into serial data.

The transfer operation is not started even if the SIO0nL register is read.

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSI0En bit of the CSIM0n register.

The SIO0nL register is the same as the lower bytes of the SIO0n register.

Caution Access the SIO0nL register only when the 8-bit data length has been set (CCLn bit of CSIM0n register = 0), and only in the idle state (CSOTn bit of CSIM0n register = 0). If the SIO0nL register is accessed during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0
SIO0nL	SIOn7	SIOn6	SIOn5	SIOn4	SIOn3	SIOn2	SIOn1	SIOn0

16.4 Operation

16.4.1 Single transfer mode

(1) Usage

In the receive-only mode (TRMDn bit of CSIM0n register = 0), transfer is started by reading^{Note 1} clocked serial interface receive buffer registers n and nL (SIRBn/SIRBnL).

In the transmission/reception mode n and nL (TRMDn bit of CSIM0n register = 1), transfer is started by writing^{Note 2} to clocked serial interface transmit buffer registers n and nL (SOTBn/SOTBnL).

In the slave mode, the operation must be enabled beforehand (CSI0En bit of CSIM0n register = 1).


When transfer is started, the value of the CSOTn bit of the CSIM0n register becomes 1 (transmission execution status).


Upon transfer completion, the transmission/reception completion interrupt (INTCSI0n) is set (1), and the CSOTn bit is cleared (0). The next data transfer request is then waited for.

- **Notes 1.** When the 16-bit data length (CCLn bit of CSIM0n register = 1) has been set, read the SIRBn register. When the 8-bit data length (CCLn bit of CSIM0n register = 0) has been set, read the SIRBnL register.
 - When the 16-bit data length (CCLn bit of CSIM0n register = 1) has been set, write to the SOTBn register. When the 8-bit data length (CCLn bit of CSIM0n register = 0) has been set, write to the SOTBnL register.

Caution When the CSOTn bit of the CSIM0n register = 1, do not manipulate the CSI0n register.

Remark n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)










Figure 16-2. Timing Chart in Single Transfer Mode (2/2)


(2) Clock phase selection

The following shows the timing when changing the conditions for clock phase selection (CKPn bit of CSICn register) and data phase selection (DAPn bit of CSICn register) under the following conditions.

- Data length = 8 bits (CCLn bit of CSIM0n register = 0)
- First bit of transfer data = MSB (DIRn bit of CSIM0n register = 0)
- No interrupt request signal delay control (CSITn bit of CSIM0n register = 0)









(3) Transmission/reception completion interrupt request signal (INTCSI0n)

INTCSI0n is set (1) upon completion of data transmission/reception.

INTCSI0n is cleared (0) by reading from clocked serial interface receive buffer registers n and nL (SIRBn, SIRBnL) or writing to clocked serial interface transmit buffer registers n and nL (SOTBn, SOTBnL). Writing to CSIM0n register also clears (0) INTCSI0n.

Caution The delay mode (CSITn bit = 1) is valid only in the master mode (bits CKS0n2 to CKS0n0 of the CSICn register are not 111B). The delay mode cannot be set when the slave mode is set (bits CKS0n2 to CKS0n0 = 111B).




Figure 16-4. Timing Chart of Interrupt Request Signal Output in Delay Mode (1/2)






Figure 16-4. Timing Chart of Interrupt Request Signal Output in Delay Mode (2/2)

16.4.2 Repeat transfer mode

(1) Usage (receive-only)

- <1> Set the repeat transfer mode (AUTOn bit of CSIM0n register = 1) and the receive-only mode (TRMDn bit of CSIM0n register = 0).
- <2> Read the SIRBn register (start transfer with dummy read).
- <3> Wait for the transmission/reception completion interrupt request (INTCSIOn).
- <4> When the transmission/reception completion interrupt request (INTCSI0n) has been set (1), read the SIRBn register^{Note} (reserve next transfer).
- <5> Repeat steps <3> and <4> (N 2) times. (N: Number of transfer data)
- <6> Following output of the last transmission/reception completion interrupt request (INTCSI0n), read the SIRBEn register and the SIO0n register^{Note}.
- Note When transferring N number of data, receive data is loaded by reading the SIRBn register from the first data to the (N 2)th data. The (N 1)th data is loaded by reading the SIRBEn register, and the Nth (last) data is loaded by reading the SIOOn register.






In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSI0n), transfer is continued if the SIRBn register can be read within the next transfer reservation period. If the SIRBn register cannot be read, transfer ends and the SIRBn register does not receive the new value of the SIOOn register.

The last data can be obtained by reading the SIO0n register following completion of the transfer.

(2) Usage (transmission/reception)

- <1> Set the repeat transfer mode (AUTOn bit of CSIM0n register = 1) and the transmission/reception mode (TRMDn bit of CSIM0n register = 1)
- <2> Write the first data to the SOTBFn register.
- <3> Write the 2nd data to the SOTBn register (start transfer).
- <4> Wait for the transmission/reception completion interrupt request (INTCSIOn).
- <5> When the transmission/reception completion interrupt request (INTCSI0n) has been set (1), write the next data to the SOTBn register (reserve next transfer), and read the SIRBn register to load the receive data.
- <6> Repeat steps <4> and <5> as long as data to be sent remains.
- <7> Wait for the INTCSI0n interrupt. When the interrupt request signal is set (1), read the SIRBn register to load the (N 1)th receive data (N: Number of transfer data).
- <8> Following the last transmission/reception completion interrupt request (INTCSI0n), read the SIO0n register to load the Nth (last) receive data.





In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSI0n), transfer is continued if the SOTBn register can be written within the next transfer reservation period. If the SOTBn register cannot be written, transfer ends and the SIRBn register does not receive the new value of the SIO0n register. The last receive data can be obtained by reading the SIO0n register following completion of the transfer.

(3) Next transfer reservation period

In the repeat transfer mode, the next transfer must be prepared with the period shown in Figure 16-7.




Figure 16-7. Timing Chart of Next Transfer Reservation Period (1/2)




Figure 16-7. Timing Chart of Next Transfer Reservation Period (2/2)

(4) Cautions

To continue repeat transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

(i) In case of conflict between transfer request clear and register access

Since request cancellation has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.




Figure 16-8. Transfer Request Clear and Register Access Conflict


(ii) In case of conflict between interrupt request and register access

Since continuous transfer has stopped once, executed as a new repeat transfer.

In the slave mode, a bit phase error transfer error results (refer to Figure 16-9).

In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.





16.5 Output Pins

(1) SCK0n pin

When the CSI0n operation is disabled (CSI0En bit of CSIM0n register = 0), the $\overline{SCK0n}$ pin output status is as follows.

CKPn	CKS0n2	CKS0n1	CKS0n0	SCK0n Pin Output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	Fixed to high level
	Other than ab	ove		Fixed to low level

Table 16-1. SCK0n Pin Output Status

Remarks 1. n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)

2. When any of the CKPn and CKS0n2 to CKS0n0 bits of the CSICn register is overwritten, the SCK0n pin output changes.

(2) SO0n pin

When the CSI0n operation is disabled (CSI0En bit of CSIM0n register = 0), the SO0n pin output status is as follows.

TRMDn	DAPn	AUTOn	CCLn	DIRn	SO0n Pin Output	
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level	
1	0	Don't care	Don't care	Don't care	SO latch value (low level)	
	1	0	0	0	SOTBn7 bit value	
				1	SOTBn0 bit value	
			1	0	SOTBn15 bit value	
				1	SOTBn0 bit value	
		1	0	0	SOTBFn7 bit value	
				1	SOTBFn0 bit value	
			1	0	SOTBFn15 bit value	
				1	SOTBFn0 bit value	

Table 16-2. SOOn Pin Output Status

Remarks 1. n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)

2. When any of the TRMDn, CCLn, DIRn, and AUTOn bits of the CSIM0n register or DAPn bit of the CSICn register is overwritten, the SO0n pin output changes.

CHAPTER 17 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION

The number of CSIA channels incorporated differs as follows depending on the product.

Product Name	V850ES/KF1	V850ES/KG1	V850ES/KJ1	
Number of channels	1 channel (CSIA0)	2 channels (CSIA0, CSIA1)		

17.1 Functions

CSIAn has the following three modes.

- Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

(1) Operation stop mode

This mode is used when serial transfer is not performed and can enable a reduction in the power consumption.

(2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

The processing time of data transfer can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

(3) 3-wire serial I/O mode with automatic transmit/receive function (MSB/LSB-first selectable)

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

The processing time of data transfer can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

Data can be transferred to/from a display driver etc. without using software since a 32-byte transfer buffer RAM is incorporated.

- Master mode/slave mode selectable
- Transfer data length: 8 bits
- MSB/LSB-first selectable for transfer data
- Automatic transmit/receive function: Number of transfer bytes can be specified between 1 and 32 Transfer interval can be specified (0 to 63 clocks) Single transfer/repeat transfer selectable
- On-chip dedicated baud rate generator (6/8/16/32 divisions)

- 3-wire SOAn: Serial data output SIAn: Serial data input SCKAn: Serial clock I/O
- Transmission/reception completion interrupt: INTCSIAn
- Internal 32-byte buffer RAM


Remark n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1)

17.2 Configuration

CSIAn consists of the following hardware.

Table 17-1. Configuration of CSIAn

Item	Configuration
Register	Serial I/O shift register An (SIOAn) Automatic data transfer address count register n (ADTCn) CSIAn buffer RAM (CSIAnBm, CSIAnBmL, CSIAnBmH) (m = 0 to F)
Control registers	Serial operation mode specification register n (CSIMAn) Serial status register n (CSISn) Serial trigger register n (CSITn) Divisor selection register n (BRGCAn) Automatic data transfer address point specification register n (ADTPn) Automatic data transfer interval specification register n (ADTIn)



503

User's Manual U15862EJ3V0UD

(1) Serial I/O shift register An (SIOAn)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (ATEn bit of serial operation mode specification register n (CSIMAn) = 0). Writing transmit data to SIOAn starts the transfer. In addition, after a transfer completion interrupt request signal (INTCSIAn) is output TSFn bit of serial status register n (CSISn) = 0), data can be received by reading data from SIOAn.

This register can be written or read by an 8-bit memory manipulation instruction. However, writing to the SIOAn register is prohibited when TSFn bit of serial status register n (CSISn) = 1

RESET input sets this register 00H.

- Cautions 1. A transfer operation is started by writing to SIOAn register. Consequently, when transmission is disabled (TXEn bit of CSIMAn register = 0), write dummy data to the SIOAn register to start the transfer operation, and then perform a receive operation.
 - 2. Do not write data to SIOAn while the automatic transmit/receive function is operating.


Remark n = 0 (V850ES/KF1)

n = 0, 1 (V850ES/KG1, V850ES/KJ1)

(2) Automatic data transfer address count register n (ADTCn)

This is a register used to indicate buffer RAM addresses during automatic transfer. When automatic transfer is stopped, the data position when transfer stopped can be ascertained by reading ADTCn register value. This register can be set by an 8-bit memory manipulation instruction.

RESET input sets this register to 00H. However, reading from ADTCn register is prohibited when TSFn bit of serial status register n (CSISn) = 1.



17.3 Control Registers

Serial interface CSIAn is controlled by the following six registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)

(1) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation. This register can be set by a 1-bit or 8-bit memory manipulation instruction. $\overrightarrow{\mathsf{RESET}}$ input sets this register to 00H.

	<7>	6	5	4	3	2	1	0
CSIMAn	CSIAEn	ATEn	ATMn	MASTERn	TXEn	RXEn	DIRn	0
				<u></u>				
	CSIAEn	Disable C		SIAn operatio				
	0		SIAn oper	ration (SOAn:	Low leve	a, SCKAN:	High level)	
				n unit is reset n unit is reset,	•		first sat C	
				from 1 to 0, al				
			•	I again, first re	•			
				from 1 to 0, th		•		
			-	0, the buffer F				
	ATEn			tic transfer op	eration e	nable/disat	le control	
	0		nsfer mod					
	1	Automatio	c transfer r	node				
	ATMn		Sp	ecification of	automatio	c transfer n	node	
	0	•		e (stops at ad				• /
	1	-		de (Following			, the ADTC	n registe
		is cleared	to 00H ar	nd transmissi	on starts a	again.)		
	MASTERn		Spe	cification of C	CSIAn ma	ster/slave ı	node	
	0	Slave mo	de (synch	ronized with S	SCKAn in	put clock)		
	1	Master m	ode (syncl	hronized with	internal c	lock)		
	TXEn		-	Transmission	enable/d	isable cont	rol	
	0	Disable tr	ansmissio	n (SOAn: Lov	w level)			
	1		ansmissior					
	 When the 	ne TXEn bi	t is 0, reac	I from the trai	nsfer buffe	er RAM is r	ot possible	Э.
	RXEn			Reception e	nable/disa	able contro	I	
	0	Disable re	eception					
	1	Enable re	ception					
	 When the 	ne RXEn bi	t is 0, write	e to the trans	fer buffer	RAM is not	possible.	
	DIRn		S	pecification o	of transfer	data direct	ion	
	0	MSB first						
	1	LSB first						

Remark n = 0 (V850ES/KF1)

n = 0, 1 (V850ES/KG1, V850ES/KJ1)

(2) Serial status register n (CSISn)

This is an 8-bit register used to select the input clock and to control the transfer operation of CSIAn. This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 00H. However, rewriting the CSISn register is prohibited when TSFn bit is 1.

After res	set: 00H	R/W	Address:	FFFF	FD41H, FFFFD	51H			
	7	6	5	4	3	2	1	0	
CSISn	CKSAn1	CKSAn0	0	0	0	0	0	TSFn	
	CKSAn1	CKSAn0		Seria	II clock (fscka) s	election ^{Note}			
					20 MHz	16 MH:	z	10 MHz	
	0	0	fxx		Setting prohibited	Setting prohi	bited	100 ns	
	0	1	fxx/2		100 ns	125 ns	6	200 ns	
	1	0	fxx/4		200 ns	250 ns	;	400 ns	
	1	1	fxx/8		400 ns	500 ns		800 ns	
	Rewriting	CSISn is p	prohibited v	when t	he CSIAEn bit o	ot the CSIM	IAn regi	ster is 1.	
	TSFn				Transfer sta	tus			
	0	CSIAEn b	it of CSIMA	An regi	ister = 0				
		At reset in	put						
		At comple	tion of spe	cified 1	transfer				
		When trans	sfer has bee	en susp	pended by setting	g ATSTPn bi	t of CSI	Tn register to 1	
	1	From trans	sfer start to	o comp	pletion of specif	ied transfer			
	VD	t fSCKA SO D = 4.0 to D = 2.7 to	5.5 V: fs	ска≤		nditions.			
	Cautions	1. The	TSFn bit	is rea	ad-only.				
		 Cautions 1. The TSFn bit is read-only. When the TSFn bit = 1, rewriting the CSIMAn, CSISn, BRGCAn, ADTPn, ADTIn, SIOAn registers is prohibited. However, the transfer buffer RAM can be rewritten. When writing to bits 1 to 5, always write 0. 							
	Remark	•		,					
		n = 0, 1 ((V850ES/	KG1,	V850ES/KJ1)				

(3) Serial trigger register n (CSITn)

This is an 8-bit register used to control execution/stop of automatic data transfer.

This register can be set by an 8-bit or 1-bit memory manipulation instruction.


RESET input sets this register to 00H. However, manipulate only when the ATEn bit of serial operation mode specification register n (CSIMAn) is 1 (manipulation prohibited when ATEn bit = 0).

	7	6	5	4	3	2	<1>	<0>
CSITn	0	0 0 0 0 0 ATSTPn ATST.						
	ATSTPn		A	utomatic d	ata transfe	r suspens	ion	
	0	Normal m	node					
	1	Stop auto	matic data t	transfer				
	stored in		n register. M				transfer stop sumed from t	•
	stored in where it h	the ADTCr as been s	n register. M topped.	oreover, tr		not be res	transfer stop	ped is
	stored in where it h	the ADTCr	n register. M topped.	oreover, tr	ransfer can	not be res	transfer stop	ped is
	stored in where it h	the ADTCr las been s Normal m	n register. M topped.	oreover, tr	ransfer can	not be res	transfer stop	ped is
	stored in where it h ATSTAn 0 1 Even whe been tran	the ADTCr as been s Normal m Start aut en ATSTAr sferred.	n register. M topped. node omatic data n = 1, autom	Automati transfer atic data tr	ransfer can ic data tran ransfer doe	sfer start	transfer stop	ped is the point has
	stored in where it h ATSTAn 0 1 Even whe been tran 1 is held to	the ADTCr has been s Normal m Start aut en ATSTAr sferred. until immed	n register. M topped. node omatic data n = 1, autom	Automati transfer atic data ti e the INTC	ransfer can ic data tran ransfer doe	sfer start	transfer stop sumed from t	ped is the point has

(4) Divisor selection register n (BRGCAn)

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA clock).

This register can be set by an 8-bit memory manipulation instruction. However, when the TSFn bit of serial status register n (CSISn) is 1, rewriting the BRGCAn register is prohibited.



(5) Automatic data transfer address point specification register n (ADTPn)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer the ATEn bit of serial operation mode specification register n(CSIMAn) = 1).

This register can be set by an 8-bit memory manipulation instruction. However, when the TSFn bit of serial status register n (CSISn) is 1, rewriting the ADTPn register is prohibited.

In the V850ES/KF1, V850ES/KG1, and V850ES/KJ1, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.

Example When the ADTPn register is set to 07H 8 bytes of 00H to 07H are transferred.

In repeat transfer mode (ATMn bit of CSIMAn register = 1), transfer is performed repeatedly up to the address value set in ADTPn.

Example	When 07H is transferred to ADTPn (repeat transfer mode)
	Transfer is repeated as 00H to 07H, 00H to 07H,

After res	After reset: 00H R/W				H, FFFFD	54H			
	7	6	5	4	3	2	1	0	
ADTPn	0	0	0	ADTPn4	ADTPn3	ADTPn2	ADTPn1	ADTPn0	
	Caution	Be sure	to set bit	s 5 to 7 to	o 0.				
	Remark n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1)								

The relationship between buffer RAM address values and the ADTPn register setting values is shown below.

Buffer RAM Address Value	ADTP0 Register Setting Value	Buffer RAM Address Value	ADTP0 Register Setting Value
FE00H	00H	FE10H	10H
FE01H	01H	FE11H	11H
FE02H	02H	FE12H	12H
FE03H	03H	FE13H	13H
FE04H	04H	FE14H	14H
FE05H	05H	FE15H	15H
FE06H	06H	FE16H	16H
FE07H	07H	FE17H	17H
FE08H	08H	FE18H	18H
FE09H	09H	FE19H	19H
FE0AH	0AH	FE1AH	1AH
FE0BH	0BH	FE1BH	1BH
FE0CH	0CH	FE1CH	1CH
FE0DH	0DH	FE1DH	1DH
FE0EH	0EH	FE1EH	1EH
FE0FH	0FH	FE1FH	1FH

Table 17-2. Relationship Between Buffer RAM Address Values and ADTP0 Regist	ter Setting Values
---	--------------------

Table 17-3. Relationship Between Buffer RAM Address Values and ADTP1 Register Setting Values

Buffer RAM Address Value	ADTP1 Register Setting Value	Buffer RAM Address Value	ADTP1 Register Setting Value
FE20H	00H	FE30H	10H
FE21H	01H	FE31H	11H
FE22H	02H	FE32H	12H
FE23H	03H	FE33H	13H
FE24H	04H	FE34H	14H
FE25H	05H	FE35H	15H
FE26H	06H	FE36H	16H
FE27H	07H	FE37H	17H
FE28H	08H	FE38H	18H
FE29H	09H	FE39H	19H
FE2AH	0AH	FE3AH	1AH
FE2BH	0BH	FE3BH	1BH
FE2CH	0CH	FE3CH	1CH
FE2DH	0DH	FE3DH	1DH
FE2EH	0EH	FE3EH	1EH
FE2FH	0FH	FE3FH	1FH

(6) Automatic data transfer interval specification register n (ADTIn)

This is an 8-bit register used to specify the interval period between 1-byte transfers during automatic data transfer (ATEn bit of serial operation mode specification register n (CSIMAn) = 1).

Set this register when in master mode (MASTERn bit of CSIMAn register = 1) (setting is unnecessary in slave mode). Setting in 1-byte transfer mode (ATEn bit of CSIMAn = 0) is also valid. When the interval time specified by the ADTIn register after the end of 1-byte transfer has elapsed, an interrupt request signal (INTCSIAn) is output. The number of clocks for the interval can be set to between 0 and 63 clocks.

The specified interval time is the transfer clock (specified by divisor selection register n (BRGCAn)) multiplied by an integer value.

Example \	When ADTIn register = 03H	
	Interval time of 3 clocks	

This register can be set by an 8-bit memory manipulation instruction. However, when the TSFn bit of serial status register n (CSISn) is 1, rewriting the ADTIn register is prohibited.

After res	After reset: 00H R/W				5H, FFFD	55H		
	7	6	5	4	3	2	1	0
ADTIn	0	0	ADTIn5	ADTIn4	ADTIn3	ADTIn2	ADTIn1	ADTIn0
	Remark		350ES/KF (V850ES/I	,	0ES/KJ1)			

(7) CSIAn buffer RAM (CSIAnBm)

This area holds transmit/receive data (up to 32 bytes) in automatic transfer mode in 1-bit units.

The CSIAnBm register can be read/written in 16-bit units only. However, when the higher 8 bits and the lower 8 bits of the CSIAnBm register are used as the CSIAnBmH register and CSIAnBmL register, respectively, these registers can be read/written in 8-bit units.

After automatic transfer is started, only data of the number of ADTPn register bytes is transmitted/received in sequence from the CSIAmB0L register.

Remark n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1) m = 0 to F

Table 17-4. CSIA0 Buffer RAM

			Manipula	table Bits	After Reset	
Address	Symbol	R/W	8	16		
FFFFE00H	CSIA0B0	R/W			Undefined	
FFFFE00H	CSIA0B0L	R/W			Undefined	
FFFFE01H	CSIA0B0H	R/W			Undefined	
FFFFE02H	CSIA0B1	R/W			Undefined	
FFFFE02H	CSIA0B1L	R/W			Undefined	
FFFFE03H	CSIA0B1H	R/W			Undefined	
FFFFE04H	CSIA0B2	R/W			Undefined	
FFFFE04H	CSIA0B2L	R/W			Undefined	
FFFFE05H	CSIA0B2H	R/W			Undefined	
FFFFE06H	CSIA0B3	R/W			Undefined	
FFFFE06H	CSIA0B3L	R/W			Undefined	
FFFFE07H	CSIA0B3H	R/W			Undefined	
FFFFE08H	CSIA0B4	R/W			Undefined	
FFFFE08H	CSIA0B4L	R/W			Undefined	
FFFFFE09H	CSIA0B4H	B/W			Undefined	
FFFFE0AH	CSIA0B5	R/W			Undefined	
FFFFE0AH	CSIA0B5L	B/W			Undefined	
FFFFE0BH	CSIA0B5H	B/W			Undefined	
FFFFE0CH	CSIA0B6	B/W			Undefined	
FFFFE0CH	CSIA0B6L	R/W	√		Undefined	
FFFFE0DH	CSIA0B6H	B/W	√		Undefined	
FFFFE0EH	CSIA0B7	R/W			Undefined	
FFFFE0EH	CSIA0B7L	B/W			Undefined	
FFFFE0FH	CSIA0B7H	B/W	√		Undefined	
FFFFE10H	CSIA0B8	R/W	v		Undefined	
FFFFE10H	CSIA0B8L	R/W	√	,	Undefined	
FFFFE11H	CSIA0B8H	B/W			Undefined	
FFFFE12H	CSIA0B9	B/W	v		Undefined	
FFFFE12H	CSIA0B9L	R/W	√	,	Undefined	
FFFFE13H	CSIA0B9H	B/W			Undefined	
FFFFE14H	CSIA0BA	R/W	v		Undefined	
FFFFE14H	CSIA0BAL	B/W	√	,	Undefined	
FFFFE15H	CSIA0BAH	R/W	√		Undefined	
FFFFE16H	CSIA0BB	R/W	v		Undefined	
FFFFE16H	CSIA0BBL	R/W		v	Undefined	
FFFFE17H	CSIA0BBH	R/W			Undefined	
FFFFE18H	CSIA0BC	R/W	v		Undefined	
FFFFE18H	CSIA0BCL	R/W	√	v	Undefined	
FFFFE19H	CSIA0BCH	R/W	√		Undefined	
FFFFE1AH	CSIA0BCIT	R/W	v		Undefined	
FFFFE1AH	CSIA0BD	R/W		¥	Undefined	
FFFFE1BH	CSIA0BDE	R/W	√		Undefined	
FFFFE1CH	CSIA0BE	R/W	v		Undefined	
FFFFE1CH	CSIA0BEL	R/W	√	v	Undefined	
FFFFE1DH	CSIA0BEH	R/W	√		Undefined	
FFFFE1EH	CSIA0BE	R/W	V		Undefined	
FFFFE1EH	CSIA0BFL	R/W	√	N	Undefined	
FFFFE1FH	CSIA0BFL	R/W	√		Undefined	

				Manipula	table Bits		
	Address	Symbol	R/W	8	16	After Reset	
FF	FFFE20H	CSIA1B0	R/W		\checkmark	Undefined	
	FFFFFE20H	CSIA1B0L	R/W			Undefined	
	FFFFFE21H	CSIA1B0H	R/W			Undefined	
FF	FFFE22H	CSIA1B1	R/W			Undefined	
Γ	FFFFFE22H	CSIA1B1L	R/W			Undefined	
	FFFFFE23H	CSIA1B1H	R/W			Undefined	
FF	FFFE24H	CSIA1B2	R/W			Undefined	
Γ	FFFFE24H	CSIA1B2L	R/W	V		Undefined	
	FFFFE25H	CSIA1B2H	R/W	V		Undefined	
FF	FFFE26H	CSIA1B3	R/W			Undefined	
Γ	FFFFE26H	CSIA1B3L	R/W			Undefined	
-	FFFFE27H	CSIA1B3H	R/W	V		Undefined	
FF	FFFE28H	CSIA1B4	R/W	•		Undefined	
Ϊ	FFFFFE28H	CSIA1B4L	R/W	√		Undefined	
┢	FFFFE29H	CSIA1B4H	R/W	√		Undefined	
	FFFE2AH	CSIA1B4H CSIA1B5	R/W	v		Undefined	
	FFFFE2AH	CSIA1B5	R/W	√	v	Undefined	
-	FFFFE2BH		R/W	√ √		Undefined	
		CSIA1B5H		N			
	FFFE2CH	CSIA1B6	R/W		N	Undefined	
-	FFFFFE2CH	CSIA1B6L	R/W	V		Undefined	
	FFFFFE2DH	CSIA1B6H	R/W		1	Undefined	
FF	FFFE2EH	CSIA1B7	R/W			Undefined	
-	FFFFFE2EH	CSIA1B7L	R/W	√		Undefined	
	FFFFFE2FH	CSIA1B7H	R/W	√		Undefined	
FF	FFFE30H	CSIA1B8	R/W			Undefined	
	FFFFFE30H	CSIA1B8L	R/W	V		Undefined	
	FFFFFE31H	CSIA1B8H	R/W			Undefined	
FF	FFFE32H	CSIA1B9	R/W		\checkmark	Undefined	
	FFFFFE32H	CSIA1B9L	R/W			Undefined	
	FFFFFE33H	CSIA1B9H	R/W			Undefined	
FF	FFFE34H	CSIA1BA	R/W		\checkmark	Undefined	
	FFFFFE34H	CSIA1BAL	R/W	\checkmark		Undefined	
	FFFFFE35H	CSIA1BAH	R/W	\checkmark		Undefined	
FF	FFFE36H	CSIA1BB	R/W		\checkmark	Undefined	
	FFFFFE36H	CSIA1BBL	R/W	\checkmark		Undefined	
Γ	FFFFFE37H	CSIA1BBH	R/W	\checkmark		Undefined	
FF	FFFE38H	CSIA1BC	R/W			Undefined	
Γ	FFFFFE38H	CSIA1BCL	R/W	\checkmark		Undefined	
	FFFFFE39H	CSIA1BCH	R/W			Undefined	
FF	FFFE3AH	CSIA1BD	R/W		\checkmark	Undefined	
Γ	FFFFE3AH	CSIA1BDL	R/W			Undefined	
	FFFFE3BH	CSIA1BDH	R/W			Undefined	
FF	FFFE3CH	CSIA1BE	R/W			Undefined	
Ī	FFFFE3CH	CSIA1BEL	R/W	√		Undefined	
F	FFFFFE3DH	CSIA1BEH	R/W	√ √		Undefined	
	FFFE3EH	CSIA1BF	R/W	· · · ·		Undefined	
Ϊ	FFFFE3EH	CSIA1BFL	R/W	√	Ŷ	Undefined	
⊢	FFFFE3F	CSIA1BFH	R/W	√		Undefined	

Table 17-5. CSIA1 Buffer RAM

Remark V850ES/KG1, V850ES/KJ1 only

17.4 Operation

CSIAn can be used in the following three modes.

- Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

17.4.1 Operation stop mode


Serial transfer is not executed in this mode. Therefore, the power consumption can be reduced.

(1) Register setting

The operation stop mode is set by serial operation mode specification register n (CSIMAn).

(a) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation. This register can be set by an 8-bit or 1-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets this register to 00H.



17.4.2 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which the ATEn bit of serial operation mode specification register n (CSIMAn) is set to 0.

In this mode, communication is executed by using three lines: serial clock (SCKAn), serial data output (SOAn), and serial data input (SIAn) pins.

(1) Register setting

CSIAn is controlled by the following three registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Divisor selection register n (BRGCAn)

(a) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation. This register can be set by an 8-bit or 1-bit memory manipulation instruction. RESET input sets this register to 00H.

	<7>	6	5	4	3	2	1	0	
CSIMAn	CSIAEn	ATEn	ATMn	MASTERn	TXEn	RXEn	DIRn	0	
				<u></u>					
	CSIAEn	Disable C		SIAn operatio					
	1	0 Disable CSIAn operation (SOAn: Low level, SCKAn: High level) 1 Enable CSIAn operation							
				n unit is reset n unit is reset,	•	•	first set C	SIAEn – 1	
				from 1 to 0, al					
			-	l again, first re	-				
				from 1 to 0, th		-			
	Also, wł	nen the CS	IAEn bit is	0, the buffer F	AM canno	ot be acces	sed.		
	ATEn		Automat	tic transfer op	eration er	nable/disab	le control		
	0	1-byte tra	nsfer mod	е					
	1	Automatio	c transfer i	node					
	ATMn		Sp	ecification of	automatio	c transfer m	node		
	0	Single tra	nsfer mod	e (stops at ac	dress spe	ecified with	ADTPn re	gister)	
	1	Repeat tr	ansfer mo	de (Following	transfer o	completion,	the ADTC	n register	
		is cleared	l to 00H ar	nd transmissio	on starts a	again.)			
	MASTERn		Spe	ecification of C	SIAn ma	ster/slave r	node		
	0	Slave mo	de (synch	ronized with S	CKAn inp	out clock)			
	1	Master m	ode (sync	hronized with	internal c	lock)			
	TXEn			Transmission	enable/di	isable conti	rol		
	0	Disable tr	ansmissio	n (SOAn: Lov	/ level)				
	1	Enable tra	ansmissio	n					
	 When the 	ne TXEn bi	t is 0, read	from the trar	sfer buffe	er RAM is n	ot possible	Э.	
	RXEn			Reception e	nable/disa	able control			
	0	Disable re	eception						
	1	Enable re							
	When the second se	e RXEn bi	it is 0, writ	e to the trans	er buffer	RAM is not	possible.		
	DIRn		S	pecification o	f transfer	data direct	ion		
	0	MSB first							
	1	LSB first							

Remark n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1)

(b) Serial status register n (CSISn)

This is an 8-bit register used to select the input clock and to control the transfer operation of CSIAn. This register can be set by an 8-bit or 1-bit memory manipulation instruction.

RESET input sets this register to 00H. However, rewriting the CSISn register is prohibited when the TSFn bit is 1.

After re	set: 00H	R/W	Address:	FFFF	FD41H, FFFFD	51H							
	7	6	5	4	3	2	1	I	0				
CSISn	CKSAn1	CKSAn0	0	0	0	0	0)	TSFn				
	CKSAn1	CKSAn0 Serial clock (fscka) selection ^{Note}											
					20 MHz	16 MH	z	1	10 MHz				
	0	0	fxx		Setting prohibited	Setting prohi	ibited		100 ns				
	0	1	fxx/2		100 ns	125 ns	3	2	200 ns				
	1	0	fxx/4		200 ns	250 ns	6	4	400 ns				
	1	1	fxx/8		400 ns	500 ns			800 ns				
	Rewriting	CSISn is p	prohibited v	when th	ne CSIAEn bit o	of the CSIN	IAn re	giste	r is 1.				
	TSFn				Transfer sta	tus							
	0	CSIAEn bit of CSIMAn register = 0											
		At reset in	At reset input										
		At comple	tion of spe	cified t	ransfer								
		When trans	nen transfer has been suspended by setting ATSTPn bit of CSITn register to 1										
	1	From trans	om transfer start to completion of specified transfer										
	VD	t fscka so D = 4.0 to D = 2.7 to	5.5 V: fs	ска ≤ 1		nditions.							
	 Cautions 1. The TSFn bit is read-only. 2. When the TSFn bit = 1, rewriting the CSIMAn, CSISn, BRGCAn, ADTPn, ADTIn, SIOAn registers is prohibited. However, the transfer buffer RAM can be rewritten. 3. When writing to bits 1 to 5, always write 0. 												
	Remark	-	0 (V850ES/KF1) 0, 1 (V850ES/KG1, V850ES/KJ1)										

(c) Divisor selection register n (BRGCAn)

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA input clock). This register can be set by an 8-bit memory manipulation instruction. However, when the TSFn bit of serial status register n (CSISn) is 1, rewriting the BRGCAn register is prohibited.

	7	6	5	4	3	2	1	0
BRGCAn	0	0	0	0	0	0	BRGCn1	BRGCn0
	BRGCn1	BRGCn0	Sele	ection of CS	SIAn serial	clock (fscr	A division ra	tio)
	0	0	6 (fscка/6))				
	0	1	8 (fscка/8))				
	1	0	16 (fscка/	16)				
	1	1	32 (fscка/	32)				
	Remark	n = 0 (V8	50ES/KF	1)				
		-		KG1, V85				

CSIAE0	MASTER0	P53	PM53	PFC53	PMC53	P54	PM54	PFC54	PF5 ^{Note 4}	PMC54	P55	PM55	PFC55	PF55 ^{Note 4}	PMC55	Serial I/O Shift	Serial Clock Counter	SIA0/P53	SOA0/P54	SCKA0/P55
																Register A0 Operation	Operation Control	Pin Function	Pin Function	Pin Function
0 ^{Note 1}	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	Operation stopped	Clear	P53/RTP03/	P54/RTP04/	P55/RTP05/
																		KR3	KR4	KR5
1	0	$\times^{\text{Note 3}}$	× ^{Note 3}	0 ^{Note 3}	1 ^{Note 3}	× ^{Note 2}	× ^{Note 2}	0 ^{Note 2}	× ^{Note 2}	1 ^{Note 2}	×	×	0	×	1	Operation enabled	Count operation	SIA0 ^{Note 2}	SOA0 ^{Note 3}	SCKA0
																				(input)
	1																			SCKA0
																				(output)

○V850ES/KG1, V850ES/KJ1

0	,																			
CSIAE	1 MASTER1	P910	PM910	PFC910	PMC910	P911	PM911	PFC911	PF911 ^{Note 4}	PMC911	P912	PM912	PFC912	PF912 ^{Note 4}	PMC912	Serial I/O Shift	Serial Clock Counter	SIA1/P910	SOA1/P911	SCKA1/P912
																Register A1 Operation	Operation Control	Pin Function	Pin Function	Pin Function
0 ^{Note 1}	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	Operation stopped	Clear	P910/A10	P911/A11	P912/A12
1	0	× ^{Note 3}	× ^{Note 3}	1 ^{Note 3}	1 ^{Note 3}	× ^{Note 2}	× ^{Note 2}	1 ^{Note 2}	×Note 2	1 ^{Note 2}	×	×	1	×	1	Operation enabled	Count operation	SIA1 ^{Note 2}	SOA1 ^{Note 3}	SCKA1
																				(input)
	1																			SCKA1
																				(output)

Notes 1. This pin can be used for a port function or an alternate function other than the serial communication pin.

2. This pin can be used for a port function or an alternate function other than the serial communication pin only during transmission (RXEn bit = 0, TXEn bit = 1). However, the P910 to P912 pins cannot be used as the A10 to A11 pins.

3. This pin can be used for a port function or an alternate function other than the serial communication pin only during reception (RXEn bit = 1, TXEn bit = 0). However, the P910 to P912 pins cannot be used as the A10 to A11 pins.

4. When this pin is used as an alternate function as an N-ch open-drain, set as follows.

P5n: P5n bit = 1 \rightarrow PF5n bit = 1 \rightarrow PMC5n bit = 1

P9n: P9n bit = 1 \rightarrow PFC9n bit = 1 \rightarrow PF9n bit = 1 \rightarrow PMC9n bit = 1

Remark ×: Don't care

CSIAEn: Bit 7 of serial operation mode specification register n (CSIMAn)

MASTERn: Bit 4 of CSIMAn register

- PMxx: PMxx bit of port mode register
- PMCxx: PMCxx bit of port mode control register
- PFCxx: PFCxx bit of port function control register
- Pxx: Port output latch

(3) 1-byte transmission/reception communication operation

(a) 1-byte transmission/reception

When the CSIAEn bit and ATEn bit of serial operation mode specification register n (CSIMAn) = 1, 0, respectively, if transfer data is written to serial I/O shift register An (SIOAn), the data is output via the SOA0 pin in synchronization with the \overline{SCKAn} pin falling edge, and then input via the SIAn pin in synchronization with serial clock falling edge, and stored in the SIOAn register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, transfer can only be started by writing a dummy value to the SIOAn register.

When transfer of 1 byte is complete, an interrupt request signal (INTCSIAn) is generated.

In 1-byte transmission/reception, the setting of the ATMn bit of CSIMAn is invalid.

Be sure to read data after confirming that the TSFn bit of serial status register n (CSISn) = 0.





Figure 17-2. 3-Wire Serial I/O Mode Timing

(b) Data format

In the data format, data is changed in synchronization with the SCKAn pin falling edge as shown below. The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the DIRn bit of serial operation mode specification register n (CSIMAn).





(c) Switching MSB/LSB as start bit

Figure 17-4 shows the configuration of serial I/O shift register n (SIOAn) and the internal bus. As shown in the figure, MSB/LSB can be read/written in reverse form.

Switching MSB/LSB as the start bit can be specified using the DIRn bit of serial operation mode specification register n (CSIMAn).

Start bit switching is realized by switching the bit order for data written to SIOAn. The SIOAn shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the shift register.




Figure 17-4. Transfer Bit Order Switching Circuit

(d) Transfer start

Serial transfer is started by setting transfer data to serial I/O shift register n (SIOAn) when the following two conditions are satisfied.

- Serial interface CSIAn operation control bit (CSIAEn) = 1
- Internal serial clock is stopped or SCKAn pin is high level after 8-bit serial transfer.

Caution If CSIAEn is set to 1 after data is written to SIOAn, transfer does not start.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request signal (INTCSIAn) is generated.

Remark n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1)

17.4.3 3-wire serial I/O mode with automatic transmit/receive function

Up to 32 bytes of data can be transmitted/received without using software in the mode in which the ATEn bit of serial operation mode specification register n (CSIMAn) is set to 1. After transfer is started, only data of the set number of bytes stored in RAM in advance can be transmitted, and only data of the set number of bytes can be received and stored in RAM.

(1) Register setting

Serial interface CSIAn is controlled by the following six registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)

(a) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation. This register can be set by an 8-bit or 1-bit memory manipulation instruction. RESET input sets this register to 00H.

	<7>	6	5	4	3	2	1	0				
CSIMAn	CSIAEn	ATEn	ATMn	MASTERn	TXEn	RXEn	DIRn	0				
				014								
	CSIAEn	Disable C	CSIAn operation enable/disable control Disable CSIAn operation (SOAn: Low level, SCKAn: High level)									
	0		SIAn oper		Low leve	I, SCKAN: F	lign level)					
				n unit is reset n unit is reset,	•	•	first sat C	SIAEn – 1				
				from 1 to 0, al								
			-	l again, first re	-							
				from 1 to 0, th								
	Also, wl	nen the CS	IAEn bit is	0, the buffer F	AM cann	ot be access	sed.					
	ATEn		Automa	tic transfer op	eration er	nable/disab	le control					
	0	1-byte tra	nsfer mod	е								
	1	Automatio	c transfer i	node								
	ATMn		Sp	ecification of	automatio	c transfer m	ode					
	0	Single tra	nsfer mod	e (stops at ac	dress sp	ecified with	ADTPn re	egister)				
	1	Repeat tr	ansfer mo	de (Following	transfer o	completion,	the ADTC	Cn register				
		is cleared	I to 00H ar	nd transmissio	on starts a	again.)						
	MASTERn		Spe	cification of C	SIAn ma	ster/slave n	node					
	0	Slave mo	de (synch	ronized with S	CKAn in	out clock)						
	1	Master m	ode (sync	hronized with	internal c	lock)						
	TXEn			Transmission	enable/di	isable contr	ol					
	0	Disable tr	ansmissio	n (SOAn: Lov	/ level)							
	1	Enable tra	ansmissio	n								
	 When the second s	ne TXEn bi	t is 0, read	I from the trar	sfer buffe	er RAM is n	ot possible	е.				
	RXEn			Reception e	nable/disa	able control						
	0	Disable re	eception									
	1	Enable re	•									
	 When the second s	e RXEn bi	it is 0, writ	e to the trans	er buffer	RAM is not	possible.					
	DIRn		S	specification o	f transfer	data directi	ion					
	0	MSB first										
	1	LSB first										

Remark n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1)

(b) Serial status register n (CSISn)

This is an 8-bit register used to select the input clock and to control the transfer operation of CSIAn. This register can be set by an 8-bit or 1-bit memory manipulation instruction.

RESET input sets this register to 00H. However, rewriting the CSISn register is prohibited when the TSFn bit is 1.

After res	set: 00H	R/W	Address:	FFFF	FD41H, FFFFD	51H						
	7	6	5	4	3	2	1		0			
CSISn	CKSAn1	CKSAn0	0	0	0	0	0		TSFn			
	CKSAn1	CKSAn0		Seria	I CIOCK (FSCKA) S							
					20 MHz	16 MH	z	1	0 MHz			
	0	0	fxx		Setting prohibited	Setting prohi	bited	1	00 ns			
	0	1	fxx/2		100 ns	125 ns	6	2	200 ns			
	1	0	fxx/4		200 ns	250 ns	6	4	400 ns			
	1	1	fxx/8		400 ns	500 ns	· · · ·		300 ns			
	Rewriting	CSISn is p	orohibited v	when th	ne CSIAEn bit o	of the CSIN	IAn reg	gister	ris 1.			
	TSFn				Transfer stat	tus						
	0	CSIAEn bit of CSIMAn register = 0										
		At reset in	put									
		At comple	tion of spe	cified t	ransfer							
		When transfer has been suspended by setting ATSTPn bit of CSITn register to 1										
	1	From trans	From transfer start to completion of specified transfer									
	 Note Set fscка so as to satisfy the following conditions. VDD = 4.0 to 5.5 V: fscка ≤ 10 MHz VDD = 2.7 to 4.0: fscка ≤ 5 MHz Cautions 1. The TSFn bit is read-only. 2. When the TSFn bit = 1, rewriting the CSIMAn, CSISn, 											
	BRGCAn, ADTPn, ADTIn, SIOAn registers is prohibited. However, the transfer buffer RAM can be rewritten. 3. When writing to bits 1 to 5, always write 0.											
	Remark	n = 0 (V8	350ES/KF	-1)	V850ES/KJ1)	-						

(c) Serial trigger register n (CSITn)

This is an 8-bit register used to control execution/stop of automatic data transfer.


This register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 00H. However, manipulate only when the ATEn bit of serial operation mode specification register n (CSIMAn) is 1 (manipulation prohibited when ATEn bit = 0).

	7		5	4	2H, FFFD: 3	52H 2	<1>	<0>					
	/	6	5	-	-	_	1						
CSITn	0	0	0	0	0	0	ATSTPn	ATSTAn					
	ATSTPn		А	utomatic d	ata transfe	r suspensi	on						
	0	Normal m	ode										
	1	Stop auto	Stop automatic data transfer										
	stored in t where it h ATSTAn	1 is held until immediately before the INTCSIAn interrupt signal is generated. After transfer has been interrupted, the data address at which transfer stopped is stored in the ADTCn register. Moreover, transfer cannot be resumed from the poi where it has been stopped. ATSTAn Automatic data transfer start											
	0	Normal m	ode										
	1	Start auto	omatic data	transfer									
	been tran	Even when ATSTAn = 1, automatic data transfer does not start until 1 byte has been transferred. 1 is held until immediately before the INTCSIAn interrupt signal is generated.											

(d) Divisor selection register n (BRGCAn)

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA input clock). This register can be set by an 8-bit memory manipulation instruction. However, when the TSFn bit of serial status register n (CSISn) is 1, rewriting the BRGCAn register is prohibited.



(e) Automatic data transfer address point specification register n (ADTPn)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer (ATEn bit of serial operation mode specification register n (CSIMAn) = 1). This register can be set by an 8-bit memory manipulation instruction. However, when the TSFn bit of serial status register n (CSISn) is 1, rewriting the ADTPn register is prohibited. In the V850ES/KF1, V850ES/KG1, and V850ES/KJ1, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.

Example When the ADTPn register is set to 07H 8 bytes of 00H to 07H are transferred.

In repeat transfer mode (ATMn bit of CSIMAn register = 1), transfer is performed repeatedly up to the address value set in ADTPn register.

Example When 07H is transferred to the ADTPn register (repeat transfer mode) Transfer is repeated as 00H to 07H, 00H to 07H,

After res	After reset: 00H		Address:	FFFFFD44	IH, FFFFD!	54H			
	7	6	5	4	3	2	1	0	
ADTPn	0	0	0	ADTPn4	ADTPn3	ADTPn2	ADTPn1	ADTPn0	
ſ	Caution	Be sure	to set bit	is 5 to 7 to	> 0.				
ſ		n = 0 (V8 n = 0, 1 ([:] 1) KG1, V850)ES/KJ1)				

The relationship between buffer RAM address values and the ADTPn register setting values is shown below.

Buffer RAM Address Value	ADTP0 Register Setting Value	Buffer RAM Address Value	ADTP0 Register Setting Value
FE00H	00H	FE10H	10H
FE01H	01H	FE11H	11H
FE02H	02H	FE12H	12H
FE03H	03H	FE13H	13H
FE04H	04H	FE14H	14H
FE05H	05H	FE15H	15H
FE06H	06H	FE16H	16H
FE07H	07H	FE17H	17H
FE08H	08H	FE18H	18H
FE09H	09H	FE19H	19H
FE0AH	0AH	FE1AH	1AH
FE0BH	0BH	FE1BH	1BH
FE0CH	0CH	FE1CH	1CH
FE0DH	0DH	FE1DH	1DH
FE0EH	0EH	FE1EH	1EH
FE0FH	0FH	FE1FH	1FH

Table 17-7. Relationship Between Buffer RAM Address Values and ADTP1 Register Setting Values

Buffer RAM Address Value	ADTP1 Register Setting Value	Buffer RAM Address Value	ADTP1 Register Setting Value	
FE20H	00H	FE30H	10H	
FE21H	01H	FE31H	11H	
FE22H	02H	FE32H	12H	
FE23H	03H	FE33H	13H	
FE24H	04H	FE34H	14H	
FE25H	05H	FE35H	15H	
FE26H	06H	FE36H	16H	
FE27H	07H	FE37H	17H	
FE28H	08H	FE38H	18H	
FE29H	09H	FE39H	19H	
FE2AH	0AH	FE3AH	1AH	
FE2BH	0BH	FE3BH	1BH	
FE2CH	0CH	FE3CH	1CH	
FE2DH	0DH	FE3DH	1DH	
FE2EH	0EH	FE3EH	1EH	
FE2FH	0FH	FE3FH	1FH	

(f) Automatic data transfer interval specification register n (ADTIn)

This is an 8-bit register used to specify the interval period between 1-byte transfers during automatic data transfer (ATEn bit of serial operation mode specification register n (CSIMAn) = 1).

Set this register when in master mode (MASTERn bit of CSIMAn = 1) (setting is unnecessary in slave mode). Setting in 1-byte transfer mode (ATEn bit of CSIMAn = 0) is also valid. When the interval time specified by the ADTIn register after the end of 1-byte transfer has elapsed, an interrupt request signal (INTCSIAn) is output. The number of clocks for the interval can be set to between 0 and 63 clocks.

The specified interval time is the transfer clock (specified by divisor selection register n (BRGCAn)) multiplied by an integer value.

Example	When ADTIn register = 03H
	Interval time of 3 clocks

This register can be set by an 8-bit memory manipulation instruction. However, when the TSFn bit of serial status register n (CSISn) is 1, rewriting the ADTIn register is prohibited.

After re	After reset: 00H		Address: FFFFFD45H, FFFFD55H					
	7	6	5	4	3	2	1	0
ADTIn	0	0	ADTIn5	ADTIn4	ADTIn3	ADTIn2	ADTIn1	ADTIn0
	Remark	n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1)						

(2) Automatic transmit/receive data setting

(a) Transmit data setting

- <1> Write transmit data from the least significant address FA00H of buffer RAM (up to FA1FH at maximum). The transmit data should be in the order from lower address to higher address.
- <2> Set the automatic data transfer address point specification register n (ADTPn) to the value obtained by subtracting 1 from the number of transmit data bytes.

(b) Automatic transmission/reception mode setting

- <1> Set the CSIAEn bit and ATEn bit of serial operating mode specification register n (CSIMAn) to 1.
- <2> Set the RXEn bit and TXEn bit of the CSIMAn register to 1.
- <3> Set a data transfer interval in automatic data transfer interval specification register n (ADTIn).
- <4> Set the ATSTAn bit of serial trigger register n (CSITn) to 1.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data indicated by automatic data transfer address count register n (ADTCn) is transferred to the SIOAn register, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address indicated by the ADTCn register.
- ADTCn register is incremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTCn register incremental output matches the set value of automatic data transfer address point specification register n (ADTPn) (end of automatic transmission/reception). However, if the ATMn bit of CSIMAn is set to 1 (repeat mode), the ADTCn register is cleared after a match between the ADTPn and ADTCn registers, and then repeated transmission/reception is started.
- When automatic transmission/reception is terminated, the TSFn bit is cleared to 0.

Remark n = 0 (V850ES/KF1) n = 0, 1 (V850ES/KG1, V850ES/KJ1)

(3) Automatic transmission/reception communication operation

(a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOAn pin via the SIOAn register in synchronization with the SCKAn pin falling edge by performing (a) and (b) in (3) Automatic transmit/receive data setting.

The data is then input from the SIAn pin via the SIOAn register in synchronization with the serial clock falling edge and the receive data is stored in the buffer RAM in synchronization with the rising edge 1 clock later.


Data transfer ends if the TSFn bit of serial status register n (CSISn) is set to 1 when any of the following conditions is met.

- Reset by setting the CSIAEn bit of the CSIMAn register to 0
- Transfer of 1 byte is complete by setting the ATSTPn bit of the CSITn register to 1
- Transfer of the range specified by the ADTPn register is complete

At this time, an interrupt request signal (INTCSIAn) is generated except when the CSIAEn bit = 0. If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read automatic data transfer address count register n (ADTCn) to confirm how much of the data has already been transferred, set the transfer data again, and then re-execute transfer.

Figure 17-5 shows the operation timing in automatic transmission/reception mode and Figure 17-6 shows the operation flowchart. Figure 17-7 shows the operation of internal buffer RAM when 6 bytes of data are transmitted/received.








Figure 17-6. Automatic Transmission/Reception Mode Flowchart

In 6-byte transmission/reception (ATMn bit = 0, RXEn bit = 1, TXEn bit = 1 in the CSIMAn register) in automatic transmission/reception mode, internal buffer RAM operates as follows.

(i) Before transmission/reception (see Figure 17-7 (a).)

When the ATSTAn bit of serial trigger register n (CSITn) is set to 1, transmit data 1 (T1) is transferred from the internal buffer RAM to SIOAn. When transmission of the first byte is completed, receive data 1 (R1) is transferred from SIOAn to the buffer RAM, and automatic data transfer address count register n (ADTCn) is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to SIOAn.

(ii) 4th byte transmission/reception point (see Figure 17-7 (b).)

Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the internal buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from the SIOAn register to the internal buffer RAM, and the ADTCn register is incremented.

(iii) Completion of transmission/reception (see Figure 17-7 (c).)

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from SIOAn register to the internal buffer RAM, and the interrupt request flag (CSIAFn) is set (INTCSIAn generation).




Figure 17-7. Internal Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (1/2)




Figure 17-7. Internal Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (2/2)

(b) Automatic transmission mode

In this mode, the specified number of 8-bit unit data are transmitted.

Serial transfer is started when the ATSTAn bit of serial trigger register n (CSITn) is set to 1 while the CSIAEn, ATEn, and TXEAn bits of serial operating mode specification register n (CSIMAn) are set to 1.

When the final byte has been transmitted, an interrupt request flag (CSIAFn) is set. However, judge the termination of automatic transmission and reception, not by the INTCSIAn signal but by the TSFn bit of serial status register n (CSISn).

Figure 17-8 shows the automatic transmission mode operation timing, and Figure 17-9 shows the operation flowchart. Figure 17-10 shows the operation of the internal buffer RAM when 6 bytes of data are transmitted or received.




Figure 17-8. Automatic Transmission Mode Operation Timing




Figure 17-9. Automatic Transmission Mode Flowchart

In 6-byte transmission (ATMn = 0, RXEn bit = 0, TXEn bit = 1, ATE0 bit = 1) in automatic transmission mode, internal buffer RAM operates as follows.

(i) Before transmission (see Figure 17-10 (a).)

When the ATSTAn bit of serial trigger register n (CSITn) is set to 1, transmit data 1 (T1) is transferred from the internal buffer RAM to SIOAn. When transmission of the first byte is completed, automatic data transfer address count register n (ADTCn) is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to the SIOAn register.


(ii) 4th byte transmission point (see Figure 17-10 (b).)


Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the internal buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the ADTCn register is incremented.


(iii) Completion of transmission (see Figure 17-10 (c).)

When transmission of the sixth byte is completed, the interrupt request flag (CSIAFn) is set (INTCSIAn signal generation).

Figure 17-10. Internal Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (1/2)







(c) Repeat transmission mode


In this mode, data stored in the internal buffer RAM is transmitted repeatedly.


Serial transfer is started when the ATSTAn bit of serial trigger register n (CSITn) is set to 1 while the CSIAEn, ATEn, ATMn, and TXEn bits of serial operating mode specification register n (CSIMAn) are set to 1.

Unlike the basic transmission mode, after the final byte (data in address FA1FH) has been transmitted, the interrupt request signal (INTCSIAn) is not generated, the automatic data transfer address count register n (ADTCn) is reset to 0, and the internal buffer RAM contents are transmitted again.

The repeat transmission mode operation timing is shown in Figure 17-11, and the operation flowchart in Figure 17-12. Figure 17-13 shows the operation of the internal buffer RAM when 6 bytes of data are transmitted in the repeat transmission mode.









In 6-byte transmission (ATMn bit = 1, RXEAn bit = 0, TXEAn bit = 1, ATEn bit = 1) in repeat transmission mode, internal buffer RAM operates as follows.

(i) Before transmission (see Figure 17-13 (a).)

When the ATSTAn bit of serial trigger register n (CSITn) is set to 1, transmit data 1 (T1) is transferred from the internal buffer RAM to the SIOAn register. When transmission of the first byte is completed, automatic data transfer address count register n (ADTCn) is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to the SIOAn register.

(ii) Upon completion of transmission of 6 bytes (see Figure 17-13 (b).)


When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is not generated.


The ADTCn register is reset to 0.


(iii) 7th byte transmission point (see Figure 17-13 (c).)

Transmit data 1 (T1) is transferred from the internal buffer RAM to SIOAn register again. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the internal buffer RAM to the SIOAn register.

Figure 17-13. Internal Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)








(d) Data format

In the data format, data is changed in synchronization with the SCKAn pin falling edge as shown below. The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the DIRn bit of serial operation mode specification register n (CSIMAn).





(e) Automatic transmission/reception suspension and restart

Automatic transmission/reception can be temporarily suspended by setting the ATSTPn bit of serial trigger register n (CSITn) to 1.

During 8-bit data transfer, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data transfer.

When suspended, the TSFn bit of serial status register n (CSISn) is set to 0 after transfer of the 8th bit, and all the port pins that function alternately as serial interface pins are set to the port mode.

To restart automatic transmission/reception, set the ATSTAn bit of the CSITn register to 1. The remaining data can be transmitted in this way.

- Cautions 1. If the HALT instruction is executed during automatic transmission/reception, transfer is suspended and the HALT mode is set if during 8-bit data transfer. When the HALT mode is cleared, automatic transmission/reception is restarted from the suspended point.
 - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while the TSFn bit = 1.





Figure 17-15. Automatic Transmission/Reception Suspension and Restart

(4) Automatic transmit/receive interval time

When using the automatic transmit/receive function, the read/write operations from/to the internal buffer RAM are performed after transmitting/receiving one byte. Therefore, an interval is inserted before the next transmit/receive operation.

Since the read/write operations from/to the buffer RAM are performed in parallel with the CPU processing when using the automatic transmit/receive function by the internal clock, the interval depends on the value which is set in the automatic data transfer interval specification register n (ADTIn).





To use the I²C bus function, set the P38/SDA0, P39/SCL0, P80/SDA1, and P81/SCL1 pins to N-ch open drain output.

★ The number of I²C bus channels incorporated differs as follows depending on the product.

Product Name	V850ES/KF1	V850ES/KG1	V850ES/KJ1
Number of channels	1 channel (l ² C0)		2 channels (l ² C0, l ² C1)

The products with an on-chip I²C bus are shown below.

- V850/KF1: μPD703208Y, 703209Y, 703210Y, 70F3210Y
- V850/KG1: μPD703212Y, 703213Y, 703214Y, 70F3214Y
- V850/KJ1: μPD703216Y, 703217Y, 70F3217Y

18.1 Selecting UART2 or I²C1 Mode

UART2 and I^2C1 of the V850ES/KJ1 share pins, and therefore these interfaces cannot be used at the same time. Select UART2 or I^2C1 in advance by using the port 8 mode control register (PMC8) and port 8 function control register (PFC8) (refer to **4.3.8 Port 8**).

Caution UART2 or I²C1 transmission/reception operations are not guaranteed if the mode is changed during transmission or reception. Be sure to disable the operation of the unit that is not used.

After reset: 00H R/W Address: FFFF470H			R/W	/1001000.	FFFFF450				
After reset: 00H R/W Address: FFFF470H 7 6 5 4 3 2 1 0 PFC8 0 0 0 0 0 0 PFC8 PFC81 PFC8 PFC8n PMC8n Operation mode Operation mode Operation mode Operation mode		7	6	5	4	3	2	1	0
7 6 5 4 3 2 1 0 PFC8 0 0 0 0 0 0 PFC81 PFC8 PFC8n PMC8n Operation mode Operat	PMC8	0	0	0	0	0	0	PMC81	PMC80
7 6 5 4 3 2 1 0 PFC8 0 0 0 0 0 0 PFC81 PFC8 PFC8n PMC8n Operation mode Operat									
PFC8 0 0 0 0 0 0 PFC81 PFC8 PFC8 PMC8n Operation mode	After reset:	00H	R/W	Address:	FFFFF470	DH			
PFC8n PMC8n Operation mode		7	6	5	4	3	2	1	0
	PFC8	0	0	0	0	0	0	PFC81	PFC80
0 0 Port I/O mode		PFC8	n	PMC8n		Operatio	n mode		
		0		0	Port I/O	mode			
0 1 UART2 mode		0		1	UART2	mode			
1 0 Port I/O mode		1		0	Port I/O	mode			
1 1 l ² C1 mode		1		1	l ² C1 mod	de			

Figure 18-1. Selecting Mode of UART2 or I²C1

18.2 Features

The I²C0 and I²C1 have the following two modes.

- Operation stop mode
- I²C (Inter IC) bus mode (multimaster supported)
- (1) Operation stop mode


This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster support)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLn) line and a serial data bus (SDAn) line.

This mode complies with the I²C bus format and the master device can output "start condition", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received data by hardware. This function can simplify the part of application program that controls the I²C bus. Since the SCLn and SDAn pins are N-ch open drain outputs, the I²Cn requires pull-up resistors for the serial clock line and the serial data bus line.

Remark n = 0 (V850ES/KF1, V850ES/KG1) n = 0, 1 (V850ES/KJ1)





A serial bus configuration example is shown below.




Figure 18-3. Serial Bus Configuration Example Using l^2C Bus

18.3 Configuration

I²Cn includes the following hardware.

Table 18-1.	Configuration of I ² Cn
-------------	------------------------------------

Item	Configuration
Registers	IIC shift registers 0 and 1 (IIC0, IIC1) Slave address registers 0 and 1 (SVA0, SVA1)
Control registers	IIC control registers 0 and 1 (IICC0, IICC1) IIC status registers 0 and 1 (IICS0, IICS1) IIC flag registers 0, 1 (IICCF0, IICCF1) IIC clock selection registers 0 and 1 (IICCL0, IICCL1) IIC function expansion registers 0 and 1 (IICX0, IICX1)

Remark n = 0 (V850ES/KF1, V850ES/KG1)

n = 0, 1 (V850ES/KJ1)

(1) IIC shift registers 0 and 1 (IIC0, IIC1)

IICn is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8-bit serial data. IICn can be used for both transmission and reception.

Write and read operations to IICn are used to control the actual transmit and receive operations.

IICn is set by an 8-bit memory manipulation instruction.

RESET input clears IIC0 and IIC1 to 00H.

(2) Slave address registers 0 and 1 (SVA0, SVA1)

SVAn sets local addresses when in slave mode. SVAn is set by an 8-bit memory manipulation instruction. RESET input clears SVA0 and SVA1 to 00H.

(3) SO latch

The SO latch is used to retain the SDAn pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request when the address received by this register matches the address value set to slave address register n (SVAn) or when an extension code is received.

(5) Clock selector

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICn). An I^2C interrupt is generated following either of two triggers.

- Eighth or ninth clock of the serial clock (set by WTIMn bit^{Note})
- Interrupt request generated when a stop condition is detected (set by SPIEn bit^{Note})

Note WTIMn bit: Bit 3 of IIC control register n (IICCn) SPIEn bit: Bit 4 of IIC control register n (IICCn)

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCLn pin from a sampling clock.

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK output circuit, stop condition detector, start condition detector, and ACK detector These circuits are used to output and detect various control signals.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(12) Start condition generator

This circuit generates a start condition when the STTn bit is set. However, in the communication reservation disabled status (IICRSVn = 1), when the bus is not released (IICBSYn = 1), start condition requests are ignored and the STCFn flag is set.

(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCENn bit.

18.4 Control Registers

I²C0 and I²C1 are controlled by the following registers.

- IIC control registers 0, 1 (IICC0, IICC1)
- IIC status registers 0, 1 (IICS0, IICS1)
- IIC flag registers 0, 1 (IICF0, IICF1)
- IIC clock selection registers 0, 1 (IICCL0, IICCL1)
- IIC function expansion registers 0, 1 (IICX0, IICX1)

The following registers are also used.

- IIC shift registers 0, 1 (IIC0, IIC1)
- Slave address registers 0, 1 (SVA0, SVA1)

(1) IIC control registers 0, 1 (IICC0, IICC1)

IICCn is used to enable/disable l²Cn operations, set wait timing, and set other l²C operations. IICCn can be set by an 8-bit or 1-bit memory manipulation instruction (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)). RESET input clears IICCn to 00H.

- Caution In I²C0, I²C1 bus mode, set the port 3 mode register (PM3) and port 8 mode register (PM8) as follows. In addition, set each output latch to 0.
 - Set P38 (SDA0) to output mode (PM38 = 0)
 - Set P39 (SCL0) to output mode (PM39 = 0)
 - Set P80 (SDA1) to output mode (PM80 = 0)
 - Set P81 (SCL1) to output mode (PM81 = 0)

A 61				A alalwa a a					
After reset	- 00H 	R/W <6>	5	Address 4	3	2H, FFFFFD9 2	1	0	
llCCn	llCEn	LRELn	WRELn	SPIEn	WTIMn	ACKEn	STTn	SPTn	
(n = 0, 1)	IIOEII		VVILLII	OFILIT	••••	AOREI	01111	01 III	
IICEn				l ² Cn oper	tion onable/	disable speci	ification		
						•			
0		s operation.		itatus registe	r n (ncsn).	Stops interna	ai operation.		
		bles operation g (IICEn = 0)	•		Cond	ition for settir		1)	
								1)	
-	d by instruct RESET is in				• 361	by instruction	1		
LRELn				Exit	from commu	nications			
0	Normal op	mal operation							
are met. • After a	The follow • STDn dby mode for stop conditi	and SDAn lin- ing flags are o • ACKDn • 1 ollowing exit fr on is detected or extension o	leared. FRCn • COI rom commur I, restart is ir	n • EXCn • nications rem	MSTSn • S ains in effec de.	t until the foll		nunications entry c	onditions
		g (LRELn = 0)	-	on occurs an		or setting (LR	Fln – 1)		
Automa		red after exec			Set by ins	0 (
Note ⊺r Remark	nis flag's s STDn: ACKDn: TRCn: COIn: EXCn: MSTSn:	ignal is inval Bit 1 of IIC Bit 2 of IIC Bit 3 of IIC Bit 4 of IIC Bit 5 of IIC Bit 7 of IIC	status regi status regi status regi status regi status regi	ster n (IICS ster n (IICS ster n (IICS ster n (IICS ster n (IICS	n) n) n)				

(1/4)

(2/4)

WRELn	Wa	it cancellation control	
0	Does not cancel wait		
1	Cancels wait. This setting is automatically cl	eared after wait is canceled.	
Condition f	or clearing (WRELn = 0) ^{Note}	Condition for setting (WRELn = 1)	
Automatically cleared after execution When RESET is input		Set by instruction	

SPIEn	Enable/disable generation of inte	rrupt request when stop condition is detected
0	Disable	
1	Enable	
Condition f	or clearing (SPIEn = 0) ^{Note}	Condition for setting (SPIEn = 1)
	by instruction ISET is input	Set by instruction

1	Control of wait an	d interrupt request generation
Ν	Interrupt request is generated at the eighth cloc Master mode: After output of eight clocks, clock Slave mode: After input of eight clocks, the clo	5 5
Ν	Interrupt request is generated at the ninth clock' Master mode: After output of nine clocks, clock Slave mode: After input of nine clocks, the cloc	0 0
a wait is inse local address	rted at the falling edge of the ninth clock during	valid as the transfer is completed. When in master mode, address transfers. For a slave device that has received a th clock after an \overrightarrow{ACK} signal is issued. When the slave the falling edge of the eighth clock.
Condition for	clearing $(WTIMn = 0)^{Note}$	Condition for setting (WTIMn = 1)
Cleared by When RESI		Set by instruction

(3/4)

ACKEn	Acknowledge control			
0	Disable acknowledge.			
1	Enable acknowledge. During the ninth clock period, the SDAn line is set to low level. However, the \overrightarrow{ACK} is invalid during address transfers and is valid when EXCn = 1.			
Condition	for clearing (ACKEn = 0) ^{Note}	Condition for setting (ACKEn = 1)		
	by instruction ESET is input	Set by instruction		

STTn	Star	art condition trigger		
0	Does not generate a start condition.			
1	 level and then the start condition is generate is changed to low level. When bus is not used: When communication reservation function Functions as the start condition reservation after the bus is released. When communication reservation function The STCFn flag is set. No start condition In the wait state (when master device): 	vation flag. When set, automatically generates a start condition to the start condition is disabled (IICRSVn = 1)		
	Generates a restart condition after releasing	ale eelt		
	oncerning set timing	an be set only when ACKEn has been set to 0 and slave		
For master For master	oncerning set timing r reception: Cannot be set during transfer. C has been notified of final reception	an be set only when ACKEn has been set to 0 and slave on.		
For master For master • Cannot b	oncerning set timing r reception: Cannot be set during transfer. C has been notified of final reception r transmission: A start condition cannot be gener period.	an be set only when ACKEn has been set to 0 and slave		

2. IICRSVn: Bit 0 of IIC flag register n (IICFn)

STCFn: IICRSVn: Bit 7 of IIC flag register n (IICFn)

(4/4)

SPTn		Stop condition	n trigger				
0	Stop condition	n is not generated.					
1	Stop condition	n is generated (termination of master de	naster device's transfer).				
	After the SDA	An line goes to low level, either set the SCLn line to high level or wait until it goes to					
	high level. No	ext, after the rated amount of time has e	lapsed, the SDAn line is changed from low				
	level to high level and a stop condition is generated.						
Cautions	concerning setti	ng timing					
For maste	er reception:	Cannot be set during transfer.					
		Can be set only when ACKEn has been	n set to 0 and during the wait period after slave				
		has been notified of final reception.					
For maste	er transmission:		A stop condition cannot be generated normally during the ACKn period. Set during				
		the wait period.					
		me time as STTn.					
	,	hen in master mode ^{Note}					
		be generated during the high-level peri	eriod that follows output of eight clocks, note				
	•		from 0 to 1 during the wait period following				
			period that follows output of the ninth clock.				
Condition	for clearing (SP	'Tn = 0)	Condition for setting (SPTn = 1)				
Cleared	by instruction		Set by instruction				
 Cleared 	by loss in arbitr	ation					
	,	fter stop condition is detected					
When L							
 When II 	<u> </u>						
 Cleared 	when RESET is	s input					

Note Set SPTn only in master mode. However, SPTn must be set and a stop condition generated before the first stop condition is detected following the switch to operation enable status. For details, see **18.5 Cautions**.

Caution When bit 3 (TRCn) of IIC status register n (IICSn) is set to 1, WRELn is set during the ninth clock and wait is canceled, after which TRCn is cleared and the SDAn line is set to high impedance.

Remark Bit 0 (SPTn) is 0 if it is read after data setting.

(2) IIC status registers 0, 1 (IICS0, IICS1)

IICSn indicates the status of the I²Cn bus.

IICSn can be set by an 8-bit or 1-bit memory manipulation instruction. IICSn is a read-only register (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

RESET input sets IICSn to 00H.

fter reset:	76543210MSTSnALDnEXCnCOInTRCnACKDnSTDnSPDn								
	7	6	5	4	3	2	1	0	
IICSn	MSTSn	ALDn	EXCn	COIn	TRCn	ACKDn	STDn	SPDn	
n = 0, 1)		•		•					
MSTSn				Mas	ster device sta	atus			
0	Slave devi								
1	Master dev	vice commun	ication statu	s					
Condition	for clearing (I	learing (MSTSn = 0) Condition for setting (MSTSn = 1)							
• When II	CEn changes	from 1 to 0							
ALDn				Detecti	on of arbitration	on loss			
0	This status	means eithe	er that there	was no arbi	tration or that	the arbitratio	on result was	s a "win".	
1	This status	indicates th	e arbitration	result was a	a "loss". MST	Sn is cleared	ł.		
Condition	for clearing (/	ALDn = 0)			Condition for setting (ALDn = 1)				
When II	ically cleared CEn changes ESET is input	from 1 to 0	s read ^{Note}		When the	arbitration re	esult is a "los	ss".	

Note This register is also cleared when a bit manipulation instruction is executed for bits other than IICSn.

Remark	LRELn:	Bit 6 of IIC control register n (IICCn)
	IICEn:	Bit 7 of IIC control register n (IICCn)

(2/3)

EXCn	Detect	tion of extension code reception
0	Extension code was not received.	
1	Extension code was received.	
Condition for clearing (EXCn = 0)		Condition for setting (EXCn = 1)
When a start condition is detected When a stop condition is detected Cleared by LRELn = 1 When <u>IICEn</u> changes from 1 to 0 When RESET is input		• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).

COIn	Detection of matching addresses	
0	Addresses do not match.	
1	Addresses match.	
Condition	for clearing (COIn = 0)	Condition for setting (COIn = 1)
When a Cleared When II	start condition is detected stop condition is detected by LRELn = 1 CEn changes from 1 to 0 ESET is input	• When the received address matches the local address (SVAn) (set at the rising edge of the eighth clock).

TRCn	Detection of transmit/receive status				
0	Receive status (other than transmit status). The	he SDAn line is set for high impedance.			
1	Transmit status. The value in the SO latch is e falling edge of the first byte's ninth clock).	nabled for output to the SDAn line (valid starting at the			
Condition f	for clearing (TRCn = 0)	Condition for setting (TRCn = 1)			
 Cleared I When IIC Cleared I When AL When RE Master When "1' direction Slave When a state 	stop condition is detected by LRELn = 1 DEn changes from 1 to 0 by WRELn = 1 ^{Note} <u>DDn changes from 0 to 1</u> ESET is input ' is output to the first byte's LSB (transfer specification bit) start condition is detected used for communication	Master • When a start condition is generated Slave • When "1" is input by the first byte's LSB (transfer direction specification bit)			

Note TRCn is cleared and SDAn line become high impedance when bit 5 (WRELn) of IIC control register n (IICCn) is set and wait state is released at ninth clock with bit 3 (TRCn) of IIC status register n (IICSn) = 1.

Remark	WRELn:	Bit 5 of IIC control register n (IICCn)
	LRELn:	Bit 6 of IIC control register n (IICCn)
	IICEn:	Bit 7 of IIC control register n (IICCn)

(3/3)

ACKDn		Detection of ACK				
0	ACK was not detected.					
1	ACK was detected.					
Condition for clearing (ACKDn = 0)		Condition for setting (ACKDn = 1)				
 At the ris Cleared When IIC 	stop condition is detected sing edge of the next byte's first clock by LRELn = 1 CEn changes from 1 to 0 ESET is input	After the SDAn line is set to low level at the rising edge of the SCLn's ninth clock				

STDn	Detection of start condition			
0	Start condition was not detected.			
1	Start condition was detected. This indicates that the address transfer period is in effect			
Condition	for clearing (STDn = 0)	Condition for setting (STDn = 1)		
 At the ris address Cleared When IIC 	stop condition is detected ing edge of the next byte's first clock following transfer by LRELn = 1 CEn changes from 1 to 0 ESET is input	When a start condition is detected		

SPDn	Detection of stop condition				
0	Stop condition was not detected.				
1	Stop condition was detected. The master device	e's communication is terminated and the bus is released.			
Condition for clearing (SPDn = 0) Condition for setting (SPDn = 1)		Condition for setting (SPDn = 1)			
 At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition When IICEn changes from 1 to 0 When RESET is input 		When a stop condition is detected			

Remark LRELn: Bit 6 of IIC control register n (IICCn)

IICEn: Bit 7 of IIC control register n (IICCn)

(3) IIC flag registers 0, 1 (IICF0, IICF1)

IICFn is used for I²Cn control and as flags.

IICFn is set with an 8-bit or 1-bit memory manipulation instruction (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

RESET input sets IICFn to 00H.

	7	6	5	4	3	2	1	0		
llCFn	STCFn	IICBSYn	0	0	0	0	STCENn	IICRSVn		
(n = 0, 1)										
	STCFn					STTn clea	r flag			
	0	Generates	enerate start condition							
	1	Clear STT	n flag							
	Condition	for clearing	(STCFn	= 0)		Condit	ion for settin	g (STCFn = 1)		
	Clearin	g by setting	STTn = 1			Clea	ring of STTn	when communica	ation reservation	
	• RESET	input				is di	sabled (IICR	SVn = 1).		
	IICBSYn		l²Cn bus status flag							
	0	Bus releas	e status							
	1	Bus comm	unication	status						
	Condition	for clearing) (IICBSYr	ו = 0)		Setting	conditions (IICBSYn = 1)		
	Detecti	on of stop c	ondition			Dete	ction of star	condition		
	• RESET	input				Setti	ng of IICEn	when STCENn = 0)	
	Note Bit	s 6 and 7	are read	only bits.						
				-						

(2/2)

STCENn	Initial start enable trigger				
0	After operation is enabled (IICEn = 1), generates a start condition upon detection of a stop condition.				
1	After operation is enabled (IICEn = 1), generates a start condition without detecting a stop condition				
Condition	for clearing (STCEn = 0)	Condition for setting (STCEn = 1)			
Detection of start condition		Setting by instruction			
• RESET	input				

Cautions 1. Write to the STCENn bit only when the operation is stopped (IICEn = 0).

2. As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCENn = 1, when generating the first start condition (STTn = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.

Remark STTn: Bit 1 of IIC control register n (IICCn)

IICEn: Bit 7 of IIC control register n (IICCn)

IICRSVn	Communication reservation function disable bit			
0	Enable communication reservation			
1	Disable communication reservation			
Condition	for clearing (IICRSVn = 0)	Condition for setting (IICRSVn = 1)		
Clearing by instruction		 Setting by instruction 		
• RESET	input			

Caution Write to the IICRSVn bit only when the operation is stopped (IICEn = 0).

(4) IIC clock selection registers 0, 1 (IICCL0, IICCL1)

IICCLn is used to set the transfer clock for the l²Cn bus.

IICCLn can be set by an 8-bit or 1-bit memory manipulation instruction. Bits SMCn, CLn1 and CLn0 are set in combination with CLXn bit of IIC function expansion register n (IICXn) (see **18.4 (6)** I^2 Cn transfer clock setting **method**) (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

RESET input clears IICCLn to 00H.


llCCLn				Address:	: FFFFFD84H, FFFFFD94H				
IICCI n	7	6	5	4	3	2	1	0	
	0	0	CLDn	DADn	SMCn	DFCn	CLn1	CLn0	
ו = 0, 1)									
CLDn			Detection	of SCLn lin	e level (valid o	only when II	CEn = 1)		
0	SCLn line	was detecte	d at low leve	l.					
1	SCLn line was detected at high level.								
Condition for	or clearing (CLDn = 0)			Condition fo	r setting (CL	.Dn = 1)		
• When IIC		s at low leve t	I		When the	SCLn line is	at high leve	4	
DADn	Detection of SDAn line level (valid only when $IICEn = 1$)								
0	SDAn line	was detecte	d at low leve	Ι.					
1	SDAn line	was detecte	d at high leve	el.					
Condition for	or clearing (DADn = 0)			Condition fo	r setting (DA	\Dn = 1)		
When IIC		is at low leve t	.I		When the	SDAn line is	at high leve) 	
SMCn				Operat	tion mode swi	tching			
0	Operates i	n standard n	node.						
1	Operates i	n high-speed	l mode.						
				Digital f	iltor operation	control			
DECn	Digital filter operation control								
DFCn	Digital filter off.								
0	-			Digital filter on.					
0 1	Digital filte		n-speed mor	6					

(5) IIC function expansion registers 0, 1 (IICX0, IICX1)

These registers set the function expansion of I²Cn (valid only in high-speed mode).

IICXn is set with a 1-bit or 8-bit memory manipulation instruction. Set the CLXn bit in combination with the SMCn, CLn1, and CLn0 bits of IIC clock selection register n (IICCLn) (see **18.4 (6)** I^2 Cn transfer clock setting **method**) (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

RESET input clears these registers to 00H.



(6) I²Cn transfer clock setting method

The l²Cn transfer clock frequency (fscl) is calculated using the following expression (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

 $f_{SCL} = 1/(m \times T + t_R + t_F)$


m = 12, 24, 48, 54, 86, 88, 172, 198 (see Table 18-2 Selection Clock Setting.)

T: 1/fxx

- tR: SCLn rise time
- tF: SCLn fall time

For example, the l²Cn transfer clock frequency (fscL) when fxx = 20 MHz, m = 198, $t_R = 200$ ns, and $t_F = 50$ ns is calculated using following expression.

 $f_{SCL} = 1/(198 \times 50 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 98.5 \text{ kHz}$



The selection clock is set using a combination of the SMCn, CLn1, and CLn0 bits of IIC clock selection register n (IICCLn) and the CLXn bit of IIC function expansion register n (IICXn).

llCXn		IICCLn		Selection Clock	Transfer clock	Settable Internal System	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0		(fxx/m)	Clock Frequency (fxx)	
CLXn	SMCn	CLn1	CLn0			Range	
0	0	0	0	fxx/2	fxx/88	4.0 MHz to 8.38 MHz	Normal mode
0	0	0	1	fxx/2	fxx/172	8.38 MHz to 16.76 MHz	(SMCn = 0)
0	0	1	0	fxx	fxx/86	4.19 MHz to 8.38 MHz	
0	0	1	1	fxx/3	fxx/198	16.0 MHz to 19.8 MHz	
0	1	0	х	fxx/2	fxx/48	8 MHz to 16.76 MHz	High-speed mode
0	1	1	0	fxx	fxx/24	4 MHz to 8.38 MHz	(SMCn = 1)
0	1	1	1	fxx/3	fxx/54	16 MHz to 20 MHz	
1	0	х	х	Setting prohibited		·	
1	1	0	x	fxx/2	fxx/24	8.00 MHz to 8.38 MHz	Normal mode
1	1	1	0	fxx	fxx/12	4.00 MHz to 4.19 MHz	(SMCn = 0)
1	1	1	1	Setting prohibited			•


Table 18-2. Selection Clock Setting

Remarks 1. n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

2. x: Don't care

(7) IIC shift registers 0, 1 (IIC0, IIC1)


IICn is used for serial transmission/reception (shift operations) that is synchronized with the serial clock. It can be read from or written to in 8-bit units, but data should not be written to IICn during a data transfer (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).



(8) Slave address registers 0, 1 (SVA0, SVA1)

SVAn holds the I²C bus's slave addresses.

It can be read from or written to in 8-bit units, but bit 0 should be fixed as 0.



18.5 Functions

18.5.1 Pin configuration

The serial clock pin (SCLn) and serial data bus pin (SDAn) are configured as follows (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

SCLnThis pin is used for serial clock input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDAnThis pin is used for serial data input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pullup resistor is required.





Figure 18-4. Pin Configuration Diagram

18.6 I²C Bus Definitions and Control Methods

The following section describes the l^2C bus's serial data communication format and the signals used by the l^2C bus. The transfer timing for the "start condition", "data", and "stop condition" output via the l^2C bus's serial data bus is shown below.






The master device outputs the start condition, slave address, and stop condition.

The acknowledge signal (\overline{ACK}) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCLn) is continuously output by the master device. However, in the slave device, the SCLn's low-level period can be extended and a wait can be inserted (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

18.6.1 Start condition

A start condition is met when the SCLn pin is at high level and the SDAn pin changes from high level to low level. The start conditions for the SCLn pin and SDAn pin are signals that the master device outputs to the slave device when starting a serial transfer. The slave device includes hardware for detecting start conditions (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).






A start condition is output when bit 1 (STTn) of IIC control register n (IICCn) is set to 1 after a stop condition has been detected (SPDn: Bit 0 = 1 in the IIC status register n (IICSn)). When a start condition is detected, bit 1 of IICSn (STDn) is set to 1.


18.6.2 Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in slave address register n (SVAn). If the address data matches the SVAn values, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).






The slave address and the eighth bit, which specifies the transfer direction as described in (3) **Transfer direction specification** below, are together written to the IIC shift register (IICn) and are then output. Received addresses are written to IICn.

The slave address is assigned to the higher 7 bits of IICn.

18.6.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.





18.6.4 Acknowledge signal (ACK)

The acknowledge signal (ACK) is used by the transmitting and receiving devices to confirm serial data reception.

The receiving device returns one ACK signal for each 8 bits of data it receives. The transmitting device normally receives an \overrightarrow{ACK} signal after transmitting 8 bits of data. However, when the master device is the receiving device, it does not output an \overrightarrow{ACK} signal after receiving the final data to be transmitted. The transmitting device detects whether or not an \overrightarrow{ACK} signal is returned after it transmits 8 bits of data. When an \overrightarrow{ACK} signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an \overrightarrow{ACK} signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an \overrightarrow{ACK} signal may be caused by the following two factors.

(a) Reception was not performed normally.

(b) The final data was received.

When the receiving device sets the SDAn line to low level during the ninth clock, the ACK signal becomes active (normal receive response).


When bit 2 (ACKEn) of IIC control register n (IICCn) is set to 1, automatic ACK signal generation is enabled (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

Transmission of the eighth bit following the 7 address data bits causes bit 3 (TRCn) of IIC status register n (IICSn) to be set. When this TRCn bit's value is 0, it indicates receive mode. Therefore, ACKEn should be set to 1 (n = 0, 1).

When the slave device is receiving (when TRCn = 0), if the slave device does not need to receive any more data after receiving several bytes, setting ACKEn to 0 will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when TRCn = 0) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, setting ACKEn to 0 will prevent the \overline{ACK} signal from being returned. This prevents the MSB data from being output via the SDAn line (i.e., stops transmission) during transmission from the slave device.

Figure 18-9. ACK Signal



When the local address is received, an ACK signal is automatically output in synchronization with the falling edge of the SCLn's eighth clock regardless of the ACKEn value. No \overline{ACK} signal is output if the received address is not a local address (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

The ACK signal output method during data reception is based on the wait timing setting, as described below.


When 8-clock wait is selected: ACK signal is output at the falling edge of the SCLn's eighth clock if ACKEn is set to 1 before wait cancellation.


When 9-clock wait is selected: ACK signal is automatically output at the falling edge of the SCLn's eighth clock if ACKEn has already been set to 1.

18.6.5 Stop condition

When the SCLn pin is at high level, changing the SDAn pin from low level to high level generates a stop condition (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. The slave device includes hardware that detects stop conditions.





A stop condition is generated when bit 0 (SPTn) of IIC control register n (IICCn) is set to 1. When the stop condition is detected, bit 0 (SPDn) of IIC status register n (IICSn) is set to 1 and INTIICn is generated when bit 4 (SPIEn) of IICCn is set to 1.

18.6.6 Wait signal (WAIT)

The wait signal (WAIT) is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCLn pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).







Figure 18-11. Wait Signal (2/2)



A wait may be automatically generated depending on the setting for bit 3 (WTIMn) of IIC control register n (IICCn).

Normally, when bit 5 (WRELn) of IICCn is set to 1 or when FFH is written to IIC shift register n (IICn), the wait status is canceled and the transmitting side writes data to IICn to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.


- By setting bit 1 (STTn) of IICCn to 1
- By setting bit 0 (SPTn) of IICCn to 1

18.7 I²C Interrupt Requests (INTIICn)


The following shows the value of IIC status register n (IICSn) at the INTIICn interrupt request generation timing and at the INTIICn interrupt timing (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

18.7.1 Master device operation

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)



(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)



```
(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)
```

```
<1> When WTIMn = 0
                                                                     SPTn = 1
                                                                        AD6 to AD0
     ST
                       RW
                              AK
                                     D7 to D0
                                                 AK
                                                        D7 to D0
                                                                    AK
                                                                          SP
                                              ▲2
                                  ▲1
                                                                 ▲3
                                                                        ▲4
                                                                              Δ5
      ▲1: IICSn = 1010X110B
      ▲2: IICSn = 1010X000B
      ▲3: IICSn = 1010X000B (WTIMn = 1)
      ▲4: IICSn = 1010XX00B
      Δ 5: IICSn = 0000001B
        Remark
                    ▲: Always generated
                    \Delta: Generated only when SPIEn = 1
                    X: Don't care
                    n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)
<2> When WTIMn = 1
                                                                     SPTn = 1
           AD6 to AD0
                                     D7 to D0
                                                        D7 to D0
                                                                          SP
     ST
                       RW
                              AK
                                                 AK
                                                                    AK
                                  ▲1
                                                     ▲2
                                                                        ▲3
                                                                              \Delta 4
      ▲1: IICSn = 1010X110B
      ▲2: IICSn = 1010X100B
      ▲3: IICSn = 1010XX00B
      Δ 4: IICSn = 00000001B
        Remark
                    ▲: Always generated
                    \Delta: Generated only when SPIEn = 1
                    X: Don't care
                    n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)
```

18.7.2 Slave device operation (when receiving slave address data (match with SVAn))

(1) Start ~ Address ~ Data ~ Data ~ Stop

When	WTIMn = 0								
ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
				▲ 1	2		▲3		Δ4
▲1:	IICSn = 0001)	K110B							
▲2:	IICSn = 00012	K000B							
▲3:	IICSn = 00012	K000B							
Δ4:	IICSn = 00000	0001B							
When	X n • WTIMn = 1		't care 350ES/	KF1, V850ES	6/KG1),	n = 0, 1 (V8	50ES/k	(J1)	
ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
			4	▲1		2	· ·	▲3	Δ4
▲1:	IICSn = 00012	K110B							
▲2:	IICSn = 00012	K100B							
▲3:	IICSn = 00012	XX00B							
Δ4:	IICSn = 00000	0001B							

(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	
				1	2					3	▲4		Δ
	▲ 1: II0	CSn = 0	001X110)B									
	▲ 2: II0	CSn = 0	001X000)B									
	▲ 3: II0	CSn = 0	001X110)B									
	▲ 4: IIC	CSn = 0	001X000)B									
	∆ 5: IIC	CSn = 0	0000001	В									
	Rem	nark	▲ : A	Always gener	ated								
				Generated on									
				senerated of	ily whei	n Spie	n = 1						
				Don't care	ny whe	n SPIE	n = 1						
			X: [Don't care	-		n = 1 G1), n = 0, 1 ((V850E	S/KJ1)				
			X: [n = 0	Don't care (V850ES/KF	- 1, V85	0ES/K	G1), n = 0, 1 ((V850E	S/KJ1)				
	<2> When V	VTIMn	X: [n = 0	Don't care (V850ES/KF	- 1, V85	0ES/K	G1), n = 0, 1 ((V850E	S/KJ1)				
ST	<2> When V AD6 to AD0	VTIMn RW	X: [n = 0	Don't care (V850ES/KF	- 1, V85	0ES/K	G1), n = 0, 1 ((V850E RW	S/KJ1) AK	D7 to D0	AK	SP	
ST	1		X: E n = 0 = 1 (aft AK	Don't care (V850ES/KF er restart, m	⁻ 1, V85 natch w AK	0ES/K vith SV	G1), n = 0, 1 (⁄ An)		AK			SP ▲4	Δ
ST	AD6 to AD0	RW	X: E n = 0 = 1 (aft AK	Don't care (V850ES/KF er restart, m D7 to D0	⁻ 1, V85 natch w AK	0ES/K /ith SV ST	G1), n = 0, 1 (⁄ An)		AK	D7 to D0			Δ
ST	AD6 to AD0	RW CSn = 0	X: E n = 0 = 1 (aft AK 001X110	Don't care (V850ES/KF er restart, m D7 to D0	⁻ 1, V85 natch w AK	0ES/K /ith SV ST	G1), n = 0, 1 (⁄ An)		AK	D7 to D0			Δ
ST	AD6 to AD0 ▲1: IIC ▲2: IIC	RW CSn = 0 CSn = 0	X: E n = 0 = 1 (aft AK 001X110 001X200	Don't care (V850ES/KF er restart, m D7 to D0 1 0B DB	⁻ 1, V85 natch w AK	0ES/K /ith SV ST	G1), n = 0, 1 (⁄ An)		AK	D7 to D0			
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CSn = 0 CSn = 0 CSn = 0	X: E n = 0 = 1 (aft AK 001X110 001X10	Don't care (V850ES/KF er restart, m D7 to D0	⁻ 1, V85 natch w AK	0ES/K /ith SV ST	G1), n = 0, 1 (⁄ An)		AK	D7 to D0			
ST	AD6 to AD0 ▲ 1: 110 ▲ 2: 110 ▲ 3: 110 ▲ 4: 110	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0	X: E n = 0 = 1 (aft AK 001X110 001X100 001X100	Don't care (V850ES/KF er restart, m D7 to D0 1 0 B DB DB DB	⁻ 1, V85 natch w AK	0ES/K /ith SV ST	G1), n = 0, 1 (⁄ An)		AK	D7 to D0			
ST	AD6 to AD0 ▲ 1: 110 ▲ 2: 110 ▲ 3: 110 ▲ 4: 110	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0	X: E n = 0 = 1 (aft AK 001X110 001X10	Don't care (V850ES/KF er restart, m D7 to D0 1 0 B DB DB DB	⁻ 1, V85 natch w AK	0ES/K /ith SV ST	G1), n = 0, 1 (⁄ An)		AK	D7 to D0			
ST	AD6 to AD0 ▲ 1: 110 ▲ 2: 110 ▲ 3: 110 ▲ 4: 110	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	X: E n = 0 = 1 (aft AK 001X110 001X00 001X100 001X00 0001X00	Don't care (V850ES/KF er restart, m D7 to D0 1 0 B DB DB DB	AK	0ES/K /ith SV ST	G1), n = 0, 1 (⁄ An)		AK	D7 to D0			
ST	AD6 to AD0 ▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 ▲5: 110	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	X: E n = 0 = 1 (aft AK 001X110 001X00 001X110 001X00 001X10 0000001	Don't care (V850ES/KF er restart, m D7 to D0 1 1 0B 0B 0B 0B 0B 0B 0B	atch w	0ES/K vith SV ST ⊾2	G1), n = 0, 1 (/An) AD6 to AD0		AK	D7 to D0			
ST	AD6 to AD0 ▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 ▲5: 110	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	X: E n = 0 = 1 (aft AK 001X110 001XX00 001X110 001XX00 001XX00 001XX00 001XX00 001X110 001XX00 001X110 001XX00 0000001	Don't care (V850ES/KF er restart, m D7 to D0 1 1 0 B 0 B 0 B 0 B 0 B 0 B	atch w	0ES/K vith SV ST ⊾2	G1), n = 0, 1 (/An) AD6 to AD0		AK	D7 to D0			Δ


(3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
				1	2				▲3		▲4	Ĺ
	▲1: IIC	CSn = 00	001X110)В								
	▲ 2: IIC	CSn = 0	001X000)В								
	▲ 3: IIC	CSn = 00	010X010)В								
	▲ 4: IIC	CSn = 00	010X000)В								
	Δ 5: IIC	CSn = 00	000000	В								
			n = 0	(V850ES/KF	⁻ 1, V85	0ES/K	G1), n = 0, 1 ((V850E	S/KJ1)			
	<2> When W	VTIMn :						(V850E	S/KJ1)			
ST	<2> When W AD6 to AD0	/TIMn RW						(V850E RW	S/KJ1) AK	D7 to D0	AK	SP
ST	1		= 1 (aft AK	er restart, e	xtensio AK	on cod	e reception)	RW	AK	1		SP ▲5 2
ST	AD6 to AD0	RW	= 1 (aft AK	D7 to D0	xtensio AK	on cod	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0	RW CSn = 00	= 1 (aft AK	D7 to D0	xtensio AK	on cod	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC	RW CSn = 00 CSn = 00	= 1 (aft Ак 2001X110 2001X200	D7 to D0	xtensio AK	on cod	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CSn = 00 CSn = 00 CSn = 00	= 1 (aft AK 001X110 001XX00 010X010	D7 to D0 1 D8 D8 D8 D8 D8 D8	xtensio AK	on cod	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00	= 1 (aft Ак 2001X110 2001X200	D7 to D0 T D7 to D0 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	xtensio AK	on cod	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00 CSn = 00	= 1 (aft AK 001X110 001XX00 010X010 010X110	D7 to D0 T D7 to D0 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	xtensio AK	on cod	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00 CSn = 00	= 1 (aft AK 001X110 001XX00 010X010 010X100 010XX00 010XX00	D7 to D0 T D7 to D0 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	AK	on cod	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00 CSn = 00 CSn = 00	= 1 (aft AK 001X110 001XX00 010X110 010X110 0000001 \$	D7 to D0 D7 to D0 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	AK AK	ST	e reception)	RW	AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC ▲6: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00 CSn = 00 CSn = 00	= 1 (aft AK 001X110 001XX00 010X010 010X110 010XX00 0000001 ▲: A Δ: C	D7 to D0 T D7 to D0 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	AK AK	ST	e reception)	RW	AK	D7 to D0		

	<1> When W	/TIMn	= 0 (an									
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SF
				▲ 1 ▲	2					▲3		
	▲1: IIC	CSn = 0	001X110	0B								
	▲2: IIC	CSn = 0	001X00	0B								
	▲3: IIC	CSn = 0	0000X10	0B								
	∆ 4: IIC	CSn = 0	0000001	1B								
	Rem	ark		Always gene								
			Δ: Ο	Generated or	nly whe	n SPIE	n = 1					
				Don't care								
			n = 0) (V850ES/KI			G1), n = 0, 1 (
ST	<2> When W	/TIMn RW	n = 0) (V850ES/KI			-				AK	SF
ST	<u>т</u> т		n = 0 = 1 (aft AK) (V850ES/Ki	nismate AK	ch with	address (= I	not ext	ensior AK	n code))	AK	SF
ST	<u>т</u> т		n = 0 = 1 (aft AK	0 (V850ES/KI ter restart, n D7 to D0	nismate AK	ch with	address (= I	not ext	ensior AK	D7 to D0	AK	SF
ST	AD6 to AD0	RW	n = 0 = 1 (aft AK	e (V850ES/Ki ter restart, n D7 to D0	nismate AK	ch with	address (= I	not ext	ensior AK	D7 to D0	AK	SF
ST	AD6 to AD0	RW 2Sn = 00	n = 0 = 1 (aft AK	0 (V850ES/KF ter restart, n D7 to D0 ▲1 0B	nismate AK	ch with	address (= I	not ext	ensior AK	D7 to D0	АК	SF
ST	AD6 to AD0 ▲1: IIC ▲2: IIC	RW 2Sn = 00 2Sn = 00	n = 0 = 1 (aft AK	0 (V850ES/Ki ter restart, n D7 to D0 ▲1 0B 0B	nismate AK	ch with	address (= I	not ext	ensior AK	D7 to D0	AK	SF
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CSn = 00 CSn = 00 CSn = 00	n = 0 = 1 (aft AK 001X110 001XX0	0 (V850ES/KF ter restart, n D7 to D0 ▲1 0B 0B 0B	nismate AK	ch with	address (= I	not ext	ensior AK	D7 to D0	АК	SF
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CSn = 00 CSn = 00 CSn = 00	n = 0 = 1 (aft AK 001X110 001XX0 0000X10	0 (V850ES/KF ter restart, n D7 to D0 ▲1 0B 0B 0B	nismate AK	ch with	address (= I	not ext	ensior AK	D7 to D0	АК	SF
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00	n = 0 = 1 (aft AK 001X110 0000X10 0000001	0 (V850ES/KF ter restart, n D7 to D0 ▲1 0B 0B 0B	AK	ch with	address (= I	not ext	ensior AK	D7 to D0	АК	SF
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC Δ 4: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00	n = 0 = 1 (aft AK 001X110 0000X10 0000001 A: A	0 (V850ES/KF ter restart, n D7 to D0 ▲1 0B 0B 0B 1B	AK AK	ch with ST ▲2	AD6 to AD0	not ext	ensior AK	D7 to D0	АК	SF
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC Δ 4: IIC	RW CSn = 00 CSn = 00 CSn = 00 CSn = 00	n = 0 = 1 (aft AK 001X110 0000X10 0000001 A: A Δ: 0	0 (V850ES/KH ter restart, n D7 to D0 ▲1 0B 0B 1B Always gener	AK AK	ch with ST ▲2	AD6 to AD0	not ext	ensior AK	D7 to D0	АК	SF

18.7.3 Slave device operation (when receiving extension code)

(1) Start ~ Code ~ Data ~ Data ~ Stop



(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop	
---	--

ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
			▲1		2					3	▲4	Ĺ
	▲1: IIC	CSn = 0	010X010	ЭB								
	▲ 2: IIC	CSn = 0	010X00	ЭB								
	▲ 3: IIC	CSn = 0	001X110	ЭB								
	▲ 4: IIC	CSn = 0	001X00	ЭΒ								
	∆ 5: IIC	CSn = 0	0000001	IB								
			X: [Don't care								
	<2> When W	VTIMn		(V850ES/KF			G1), n = 0, 1 (An)	(V850E	S/KJ1)			
БТ	<2> When W AD6 to AD0	VTIMn RW		(V850ES/KF				(V850E RW	S/KJ1) AK	D7 to D0	AK	SP
т	1	RW	= 1 (aft AK) (V850ES/KF	atch w	vith SV	An)		AK			SP
т	AD6 to AD0	RW	= 1 (aft AK ▲1 ▲	(V850ES/KF ter restart, m D7 to D0 ▲2	atch w	vith SV	An)		AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC	RW 2 CSn = 0	= 1 (aft AK ▲1 ▲	0 (V850ES/KF ter restart, m D7 to D0 ▲2 DB	atch w	vith SV	An)		AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC	RW CSn = 0 CSn = 0	= 1 (aft AK ▲1 ▲ 010X010	(V850ES/KF ter restart, m D7 to D0 ▲2 DB DB	atch w	vith SV	An)		AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC	RW CSn = 0 CSn = 0 CSn = 0	= 1 (aft AK ▲1 4 010X010 010X110 010XX0	0 (V850ES/KF ter restart, m D7 to D0 ▲2 DB DB DB	atch w	vith SV	An)		AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	= 1 (aft AK ▲1 ▲ 010X010	(V850ES/KF der restart, m D7 to D0 ▲2 DB DB DB DB DB	atch w	vith SV	An)		AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	= 1 (aft AK 1 4 010X010 010X110 010XX0 001X110	Q (V850ES/KF ter restart, m D7 to D0 ▲2 DB DB DB DB DB DB DB	atch w	vith SV	An)		AK	D7 to D0		
ST	AD6 to AD0 ▲1: IIC ▲2: IIC ▲3: IIC ▲4: IIC ▲5: IIC	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	= 1 (aft AK 010X010 010X110 010XX0 001X110 001XX0 0000001	Q (V850ES/KF er restart, m D7 to D0 ▲2 DB DB DB DB DB DB DB	AK	vith SV	An)		AK	D7 to D0		
<u>ST</u>	AD6 to AD0 ▲ 1: IIC ▲ 2: IIC ▲ 3: IIC ▲ 4: IIC ▲ 5: IIC ▲ 6: IIC	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	= 1 (aft AK 010X010 010X110 001X110 001X110 001X00 001X110 0000001	Q (V850ES/KF ter restart, m D7 to D0 ▲2 DB DB DB DB DB DB DB	AK	vith SV ST ▲3	An)		AK	D7 to D0		
ST	AD6 to AD0 ▲ 1: IIC ▲ 2: IIC ▲ 3: IIC ▲ 4: IIC ▲ 5: IIC ▲ 6: IIC	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	= 1 (aft AK 1 AK 010X010 010X110 010XX00 001X100 001XX00 001XX00 0000001 A: A Δ: C X: [(V850ES/KF ter restart, m D7 to D0 ▲2 D8 D8 D8 08 08 08 08 08 08 08 08 09 00 00<td>AK AK ated aly whe</td><td>vith SV ST ⊾3</td><td>An)</td><td>RW</td><td>AK</td><td>D7 to D0</td><td></td><td></td>	AK AK ated aly whe	vith SV ST ⊾3	An)	RW	AK	D7 to D0		

(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

▲3 350ES/KJ RW AK		▲4	SP .6
	C D7 to D0		
	C D7 to D0		
	C D7 to D0		
	C D7 to D0		
	C D7 to D0		
	C D7 to D0		
RW AK			
	▲5		6
▲4		-	10 1

	<1> When W	VTIMn	= 0 (af	ter restart, m	nismat	ch with	address (= 1	not ext	ensior	i code))			
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	RW AK D7 to D			SP	
			▲ 1		2					▲3			
	▲ 1: II0	CSn = 0	010X01	0B									
	▲ 2: II0	CSn = 0	010X00	0B									
	▲ 3: II0	CSn = 0	0000X1	0B									
	Δ 4 : II0	CSn = 0	000000	1B									
	Ren	nark		Always gener Generated or			n – 1						
					ily write								
			X:	Don't care				(V850E	S/K.11)				
			X:	Don't care			G1), n = 0, 1 ((V850E	S/KJ1)				
	<2> When V	VTIMn	X: n = (Don't care) (V850ES/KF	=1, V85	50ES/K		-					
ST	<2> When V AD6 to AD0	VTIMn RW	X: n = (Don't care) (V850ES/KF	=1, V85	50ES/K	G1), n = 0, 1 (-			AK	s	
ST	1	RW	X: n = 0 = 1 (af AK	Don't care) (V850ES/KF ter restart, m	=1, V85 nismate AK	50ES/K	G1), n = 0, 1 (address (=)	not ext	ensior AK	i code))	AK	S	
ST	1	RW	X: n = 0 = 1 (af AK	Don't care) (V850ES/KF ter restart, m D7 to D0	=1, V85 nismate AK	50ES/K ch with	G1), n = 0, 1 (address (=)	not ext	ensior AK	D7 to D0	AK	s	
ST	AD6 to AD0	RW	X: n = 0 = 1 (af AK	Don't care) (V850ES/KF ter restart, m D7 to D0 ▲2	=1, V85 nismate AK	50ES/K ch with	G1), n = 0, 1 (address (=)	not ext	ensior AK	D7 to D0	AK	S	
ST	AD6 to AD0	RW	X: n = 0 = 1 (af 	Don't care) (V850ES/KF ter restart, m D7 to D0 ▲2 0B	=1, V85 nismate AK	50ES/K ch with	G1), n = 0, 1 (address (=)	not ext	ensior AK	D7 to D0	AK	S	
ST	AD6 to AD0 ▲1: 110 ▲2: 110	RW CSn = 0	X: n = 0 = 1 (af ▲1 010X01 010X11	Don't care) (V850ES/KF ter restart, m D7 to D0 ▲2 0B 0B	=1, V85 nismate AK	50ES/K ch with	G1), n = 0, 1 (address (=)	not ext	ensior AK	D7 to D0	АК	s	
ST	AD6 to AD0 ▲1: II0 ▲2: II0 ▲3: II0	RW CSn = 0 CSn = 0	X: n = 0 = 1 (af AK ▲1 010X01 010X11 010XX0	Don't care) (V850ES/KF ter restart, m D7 to D0 ▲2 0B 0B 0B	=1, V85 nismate AK	50ES/K ch with	G1), n = 0, 1 (address (=)	not ext	ensior AK	D7 to D0	AK	S	
ST	AD6 to AD0	RW CSn = 0 CSn = 0 CSn = 0	X: n = 0 = 1 (af AK ▲1 010X01 010X11 010XX0 0000X1	Don't care) (V850ES/KF ter restart, m D7 to D0 ▲2 0B 0B 0B 0B	=1, V85 nismate AK	50ES/K ch with	G1), n = 0, 1 (address (=)	not ext	ensior AK	D7 to D0	AK	s	
ST	AD6 to AD0 ▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 ▲ 5: 110	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0	X: I n = 0 = 1 (af AK 1 010X01 010X11 010XX0 0000X1 000000	Don't care) (V850ES/KF ter restart, m D7 to D0 ▲2 0B 0B 0B 0B	=1, V85 hismatα ΑΚ	50ES/K ch with	G1), n = 0, 1 (address (=)	not ext	ensior AK	D7 to D0	AK	s	
ST	AD6 to AD0 ▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 ▲ 5: 110	RW CSn = 0 CSn = 0 CSn = 0 CSn = 0 CSn = 0	X: I n = 0 = 1 (af AK ▲1 010X01 010X11 010XX0 0000X1 000000 ▲: A Δ: 0	Don't care) (V850ES/KF ter restart, m D7 to D0 ▲2 0B 0B 0B 1B	=1, V85	50ES/K4 ch with ST ▲3	G1), n = 0, 1 (a address (= 1 AD6 to AD0	not ext	ensior AK	D7 to D0	АК	ક	

n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)


18.7.4 Operation without communication

(1) Start ~ Code ~ Data ~ Data ~ Stop


ST	ST AD6 to AD0 RW AK D7 to D0 AK D7 to D0 AK SP								
Δ1									
Δ1:	IICSn = 00000	001B							
Re				only when SI					
	n	= 0 (V8	350ES/	KF1, V850ES	S/KG1),	n = 0, 1 (V8	50ES/K	(J1)	

18.7.5 Arbitration loss operation (operation as slave after arbitration loss)

(1) When arbitration loss occurs during transmission of slave address data



(2) When arbitration loss occurs during transmission of extension code



18.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)


(1) When arbitration loss occurs during transmission of slave address data

ST AD6 to AD0 RW AK D7 to D0 AK D7 to D0 AK SP										
	▲ 1 Δ2									
▲1: IICSn = 01000110B (Example: when ALDn is read during interrupt servicing)										
Δ 2: IICS	n = 00000	001B								
Remar	rk 🔺	: Alwa	ays gen	erated						
	Δ :	Gen	erated	only when SI	PIEn =	1				
Δ : Generated only when SPIEn = 1 n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)										

(2) When arbitration loss occurs during transmission of extension code

ST	AD6 to AI	00 RW	AK	D7 to D0	AK	D7 to D0	AK	SP			
	▲ 1 Δ										
	1100	01101	0100 (5			and all stars to a			、		
▲1:	licsn	= 0110X	010B (Exa	ample: when A	LDn is i	read during inte	errupt se	ervicing)		
IICCn's LRELn is set to 1 by software											
Λ2:	llCSn	= 00000	001B								
Re	emark	▲: Alv	ways gen	erated							
		∆: Ge	enerated	only when SI	PIEn =	1					
			n't care	-							
				KF1, V850ES		n = 0.1 (1/8)		(11)			
		n ≌ 0 (1	V050E3/	NET, VODUEC	, nar),	$\Pi = 0, T (VO)$	50E3/N	UT)			

(3) When arbitration loss occurs during data transfer




(4) When loss occurs due to restart condition during data transfer

	<1> Not exte	ension	code (Example: m	ismato	ches with SV	An)					
ST	AD6 to AD0	RW	AK	D7 to Dn	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	1
				1					2			Δ3
	▲ 1: II0	CSn = 1	000X110)B								
▲2: IICSn = 01000110B (Example: when ALDn is read during interrupt servicing)												
	Δ 3: IIC	CSn = 0	0000001	В								
Remark \blacktriangle : Always generated Δ : Generated only when SPIEn = 1X: Don't careDn = D6 to D0n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)												
	<2> Extensi	on coc	le									_
ST	AD6 to AD0	RW	AK	D7 to Dn	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	
				1			4	▲2				∆3
			000X110		when A	I Da is read du	rina into	rrupt oo				
				o 1 by softwar		LDn is read du	ing inte	inupi se	vicitiy)			
			0000001		0							
	<u> </u>			-								
 Remark ▲: Always generated Δ: Generated only when SPIEn = 1 X: Don't care Dn = D6 to D0 n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1) 												


(5) When loss occurs due to stop condition during data transfer

ST	AD6 to AD0	RW	AK	D7 to Dn	SP					
		Δ1 Δ2								
	IICSn = 1000) IICSn = 01000									
Re	Δ X D	: Gen : Don n = D6	't care to D0	nerated only when SI KF1, V850ES						


(6) When arbitration loss occurs due to low-level data when attempting to generate a restart condition



(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition



(8) When arbitration loss occurs due to low-level data when attempting to generate a stop condition



18.8 Interrupt Request (INTIICn) Generation Timing and Wait Control

The setting of bit 3 (WTIMn) in IIC control register n (IICCn) determines the timing by which INTIICn is generated and the corresponding wait control, as shown below.

Table 18-3. INTIICn Generation Timing and Wait Control

WTIMn	During	g Slave Device Ope	eration	During Master Device Operation				
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission		
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8		
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9		

Notes 1. The slave device's INTIICn signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to slave address register n (SVAn).
 At this point, ACK is output regardless of the value set to IICCn's bit 2 (ACKEn). For a slave device that has received an extension code, INTIICn occurs at the falling edge of the eighth clock.

2. If the received address does not match the contents of slave address register n (SVAn), neither INTIICn nor a wait occurs.

Remarks 1. The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

2. n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined regardless of the WTIMn bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIMn bit.

(2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIMn bit.

(3) During data transmission

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIMn bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- By setting bit 5 (WRELn) of IIC control register n (IICCn) to 1
- By writing to IIC shift register n (IICn)
- By start condition setting (bit 1 (STTn) of IIC control register n (IICCn) = 1)
- By step condition setting (bit 0 (SPTn) of IIC control register n (IICCn) = 1)

When an 8-clock wait has been selected (WTIMn = 0), the output level of \overline{ACK} must be determined prior to wait cancellation.

Remark n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

(5) Stop condition detection

INTIICn is generated when a stop condition is detected.

Remark n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

18.9 Address Match Detection Method

When in I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An interrupt request (INTIICn) occurs when a local address has been set to slave address register n (SVAn) and when the address set to SVAn matches the slave address sent by the master device, or when an extension code has been received (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

18.10 Error Detection

In I²C bus mode, the status of the serial data bus (SDAn) during data transmission is captured by IIC shift register n (IICn) of the transmitting device, so the IICn data prior to transmission can be compared with the transmitted IICn data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

18.11 Extension Code

- (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXCn) is set for extension code reception and an interrupt request (INTIICn) is issued at the falling edge of the eighth clock. The local address stored in slave address register n (SVAn) is not affected.
- (2) If 11110xx0 is set to SVAn by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that INTIICn occurs at the falling edge of the eighth clock.
 - Higher 4 bits of data match: $EXCn = 1^{Note}$
 - 7 bits of data match: COIn = 1^{Note}

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, when operation as a slave is not desired after the extension code is received, set bit 6 (LRELn) of IIC control register n (IICCn) to 1 and the CPU will enter the next communication wait state.

Remark n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

Note EXCn: Bit 5 of IIC status register n (IICSn) COIn: Bit 4 of IIC status register n (IICSn)

Slave Address	R/W Bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	х	CBUS address
0000 010	х	Address that is reserved for different bus format
1111 0xx	х	10-bit slave address specification

Table 18-4. Extension Code Bit Definitions

18.12 Arbitration

When several master devices simultaneously output a start condition (when STTn is set to 1 before STDn is set to 1^{Note}), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

When one of the master devices loses in arbitration, an arbitration loss flag (ALDn) in IIC status register n (IICSn) is set via the timing by which the arbitration loss occurred, and the SCLn and SDAn lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALDn = 1 setting that has been made by software.

For details of interrupt request timing, see **18.7** I²C Interrupt Requests (INTIICn).

Note STDn: Bit 1 of IIC status register n (IICSn) STTn: Bit 1 of IIC control register n (IICCn)




Figure 18-12. Arbitration Timing Example

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During $\overline{\text{ACK}}$ signal transfer period after data reception	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is output (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to output a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to output a restart condition	When stop condition is output (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to output a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When SCLn is at low level while attempting to output a restart condition	

Table 18-5. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When WTIMn (bit 3 of the IIC control register n (IICCn)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIMn = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a possibility that arbitration will occur, set SPIEn = 1 for master device operation.

Remarks 1. SPIEn: Bit 5 of IIC control register n (IICCn)

2. n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

18.13 Wakeup Function

The I²C bus slave function is a function that generates an interrupt request (INTIICn) when a local address or extension code has been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, bit 5 (SPIEn) of IIC control register n (IICCn) is set regardless of the wake up function, and this determines whether interrupt requests are enabled or disabled (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).

18.14 Communication Reservation

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when bit 6 (LRELn) of IIC control register n (IICCn) was set to "1").

If bit 1 (STTn) of IICCn is set while the bus is not used, a start condition is automatically generated and wait status is set after the bus is released (after a stop condition is detected).

When the bus release is detected (when a stop condition is detected), writing to IIC shift register n (IICn) causes the master's address transfer to start. At this point, IICCn's bit 4 (SPIEn) should be set.

When STTn has been set, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

If the bus has been releaseda start condition is generated If the bus has not been released (standby mode)communication reservation

To detect which operation mode has been determined for STTn, set STTn, wait for the wait period, then check the MSTSn (bit 7 of IIC status register n (IICSn)).

Wait periods, which should be set via software, are listed in Table 18-6. These wait periods can be set via the settings for bits 3, 1, and 0 (SMCn, CLn1, and CLn0) in IIC clock selection register n (IICCLn).

SMCn	CLn1	CLn0	Wait Period
0	0	0	26 clocks
0	0	1	46 clocks
0	1	0	92 clocks
0	1	1	37 clocks
1	0	0	16 clocks
1	0	1	
1	1	0	32 clocks
1	1	1	13 clocks

Table 18-6. Wait Periods

Remark n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

The communication reservation timing is shown below.




Figure 18-13. Communication Reservation Timing

Communication reservations are accepted via the following timing. After bit 1 (STDn) of IIC status register n (IICSn) is set to 1, a communication reservation can be made by setting bit 1 (STTn) of IIC control register n (IICCn) to 1 before a stop condition is detected (n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)).




Figure 18-14. Timing for Accepting Communication Reservations

The communication reservation flowchart is illustrated below.




Figure 18-15. Communication Reservation Flowchart

18.15 Cautions

After a reset, when changing from a mode in which no stop condition has been detected (the bus has not been released) to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

(a) Set IIC clock selection register n (IICCLn).

(b) Set bit 7 (IICEn) of IIC control register n (IICCn).

(c) Set bit 0 of IICCn.


Remark n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

18.16 Communication Operations


18.16.1 Master operations

The following is a flowchart of the master operations.









18.16.2 Slave operation

An example of slave operation is shown below.




Figure 18-18. Slave Operation Flowchart

18.17 Timing of Data Communication

When using I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRCn bit (bit 3 of IIC status register n (IICSn)) that specifies the data transfer direction and then starts serial communication with the slave device.

IIC shift register n (IICn)'s shift operation is synchronized with the falling edge of the serial clock (SCLn). The transmit data is transferred to the SO latch and is output (MSB first) via the SDAn pin.


Data input via the SDAn pin is captured by IICn at the rising edge of SCLn.


The data communication timing is shown below.

Remark n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)

Processir	(a) Start condition ~ add	aress
llCn	IICn ← address	llCn ← data
ACKDn		
STDn		
SPDn		
WTIMn	н	
ACKEn	н	
MSTSn		
STTn	- T - 	
SPTn		
WRELn		
INTIICn		
TRCn	H Transmit	
Transfer		
SCLn		
SDAn		K D7 X D6 X D5 X D4 X
Process	Start condition ng by slave device	
llCn		IICn ← FFH Note
ACKDn		
STDn		
SPDn		
WTIMn	H	
ACKEn	н	
MSTSn		
STTn		
SPTn	_ <u>L</u>	
WRELn		Note
INTIICn	(When EXCn = 1)	
TRCn	(when EXCh = 1)	
	I slave wait, write FFH to IICn or set WRELn.	

Figure 18-19. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)





IICn _	IICn ← data IICn ← ad
ACKDn	
STDn	
SPDn	
_	/
_	
_	н
MSTSn	
STTn _	
SPTn _	
WRELn	
INTIICn	(When SPIEn = 1)
TRCn	H Transmit
Transfer line	
SCLn _	
SDAn	D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 X AD6 X AD5 X AD6 X AD5 X AD6 X AD5
Processinç	g by slave device
llCn _	IICn ← FFH Note IICn ← FFH Note
ACKDn	
STDn	
SPDn _	/
WTIMn	н /
ACKEn	H /
	L
	<u> </u>
WRELn	Note Note
INTIICn	(When SPIEn = 1)
TRCn _	L Receive

Figure 18-19. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)






Figure 18-20. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)

llCn	IICn ← FFH Note	<u>t</u> iic	Cn ← FFH No t
ACKDn		<u>`</u>	
STDn			
SPDn			
WTIMn	н		
ACKEn	H		
MSTSn	H /		
STTn			
SPTn			
WRELn	Note		Note
INTIICn		Γ	
TRCn	L Receive	<u></u>	
Transfer	lines		
SCLn	8 9 1 2 3 4 5 6 7 8 9	1	2_3
SDAn		K D7	<u>X D6 X D5</u>
Process	ing by slave device		
llCn	IICn ← data	llCn ← c	data
ACKDn			
STDn			
SPDn	_ <u>L</u>		
WTIMn	н		
ACKEn	H		
MSTSn	<u> </u>		
STTn	<u> </u>		
SPTn			
WRELn			
INTIICn		Π	
TRCn	H Transmit		
To can	cel master wait, write FFH to IICn or set WRELn.		

Figure 18-20. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)





CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION

19.1 Overview

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are provided with a dedicated interrupt controller (INTC) for interrupt servicing and realize a high-powered interrupt function that can service interrupt requests from a total of 33 to 45 sources.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal op code) (exception trap).

Interrupt Source				V850ES/KF1	V850ES/KG1	V850ES/KJ1		
Interrupt	Non-maskable	External		1 channel (NMI pin)				
function	interrupt	Internal		2 channels (WDT1, WDT2)				
	Maskable interrupt	External		7 channels (all edge de	etection interrupts)			
		Internal	WDT1	1 channel	1 channel	1 channel		
			тмо	4 channels	8 channels	12 channels		
			тмн	2 channels	2 channels	2 channels		
			TM5	2 channels	2 channels	2 channels		
			WТ	2 channels	2 channels	2 channels		
			BRG	1 channel	1 channel	1 channel		
			UART	6 channels	6 channels	9 channels		
			CSI0	2 channels	2 channels	3 channels		
			CSIA	1 channel	2 channels	2 channels		
			IIC	1 channel	1 channel	2 channels		
			KR	1 channel	1 channel	1 channel		
			AD	1 channel	1 channel	1 channel		
			Total	24 channels	29 channels	38 channels		
Exception	Software exception			16 channels (TRAP00H	I to TRAP0FH)			
function				16 channels (TRAP10H	H to TRAP1FH)			
	Exception trap			2 channels (ILGOP/DB	G0)			

19.1.1 Features

Tables 19-1 to 19-3 list the interrupt/exception sources.

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input	Pin	0000H	00000000H	Undefined	-
				Internal reset input from WDT1, WDT2	WDT1, WDT2				
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	Note 1	-
maskable		-	INTWDT1	WDT1 overflow (when non- maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	-
		Ι	INTWDT2	WDT2 overflow (when non- maskable interrupt selected)	WDT2	0030H	00000030H	nextPC	-
Software	Exception	-	TRAP0n ^{Note 2}	TRAP instruction	-	004nH ^{Note 2}	00000040H	nextPC	_
exception		-	TRAP1n ^{Note 2}	TRAP instruction	-	005nH ^{Note 2}	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal op code/DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	00000080H	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	TM00	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	TM00	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
	.	14	INTCSI00	CSI00 transfer completion	CSI00	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0

Table 19-1. Interrupt Source List (V850ES/KF1) (1/2)

Notes 1. In the case of INTWDT1 and INTWDT2, restoration through the RETI instruction is not possible, so perform system reset following completion of interrupt servicing.

2. n = 0 to FH

Туре	Classification	Default Priority		Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0
		19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21	INTST1	UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1
		22	INTTMH0	TMH0 and CMP00/CMP01 match	ТМН0	01E0H	000001E0H	nextPC	TMHIC0
		23	INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
		24	INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0 ^{Note}	I ² C0 transfer completion	I ² C0	0210H	00000210H	nextPC	IICIC0
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTWTI	Watch timer interval	WT	0240H	00000240H	nextPC	WTIIC
		29	INTWT	Watch timer reference time	WT	0250H	00000250H	nextPC	WTIC
		30	INTBRG	Watch counter BRG and PRSCM match	BRG	0260H	00000260H	nextPC	BRGIC

	Table 19-1.	Interrupt Source List	(V850ES/KF1) (2/2)
--	-------------	-----------------------	--------------------

Note Only for the μPD703208Y, 703209Y, 703210Y, and 70F3210Y

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0.

- Restored PC: The value of the program counter (PC) saved to EIPC or FEPC when interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).
 - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
 - Divide instructions (DIV, DIVH, DIVU, DIVHU)
 - PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

nextPC: The PC value at which processing is started following interrupt/exception processing.

2. The execution address of the illegal op code when an illegal op code exception occurs is calculated with (Restored PC – 4).

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input	Pin	0000H	00000000H	Undefined	-
				Internal reset input from WDT1, WDT2	WDT1, WDT2				
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		-	INTWDT1	WDT1 overflow (when non- maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	-
		-	INTWDT2	WDT2 overflow (when non- maskable interrupt selected)	WDT2	0030H	00000020H	Note 1	-
Software	Exception	-	TRAP0n ^{Note 2}	TRAP instruction	-	004nH ^{Note 2}	00000040H	nextPC	-
exception		-	TRAP1n ^{Note 2}	TRAP instruction	-	005nH ^{Note 2}	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal op code/DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	00000080H	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	тмоо	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	тмоо	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
		14	INTCSI00	CSI00 transfer completion	CSI00	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0

Table 19-2. Interrupt Source List (V850ES/KG1) (1/2)

Notes 1. In the case of INTWDT1 and INTWDT2, restoration through the RETI instruction is not possible, so perform system reset following completion of interrupt servicing.

2. n = 0 to FH

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0
		19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21	INTST1	UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1
		22	INTTMH0	TMH0 and CMP00/CMP01 match	TMH0	01E0H	000001E0H	nextPC	TMHICO
		23	INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
		24	INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0 ^{Note 1}	I ² C0 transfer completion	I ² C0	0210H	00000210H	nextPC	IICIC0
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTWTI	Watch timer interval	wт	0240H	00000240H	nextPC	WTIIC
		29	INTWT	Watch timer reference time	wт	0250H	00000250H	nextPC	WTIC
		30	INTBRG	Watch counter BRG and PRSCM match	BRG	0260H	00000260H	nextPC	BRGIC
		31	INTTM020	TM02 and CR020 match	TM02	0270H	00000270H	nextPC	TM0IC20
		32	INTTM021	TM02 and CR021 match	TM02	0280H	00000280H	nextPC	TM0IC21
		33	INTTM030	TM03 and CR030 match	TM03	0290H	00000290H	nextPC	TM0IC30
		34	INTTM031	TM03 and CR031 match	TM03	02A0H	000002A0H	nextPC	TM0IC31
		35	INTCSIA1	CSIA1 transfer completion	CSIA1	02B0H	000002B0H	nextPC	CSIAIC1

Table 19-2. Interrupt Source List (V8	350ES/KG1) (2/2)
---------------------------------------	------------------

Note Only for the μ PD703212Y, 703213Y, 703214Y, and 70F3214Y

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0.

- Restored PC: The value of the program counter (PC) saved to EIPC or FEPC when interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).
 - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
 - Divide instructions (DIV, DIVH, DIVU, DIVHU)
 - PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

nextPC: The PC value at which processing is started following interrupt/exception processing.

2. The execution address of the illegal op code when an illegal op code exception occurs is calculated with (Restored PC – 4).

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input	Pin	0000H	0000000H	Undefined	-
				Internal reset input from WDT1, WDT2	WDT1 WDT2				
Non- maskable	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
		-	INTWDT1	WDT1 overflow (when non- maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	-
		I	INTWDT2	WDT2 overflow (when non- maskable interrupt selected)	WDT2	0030H	00000020H	Note 1	-
Software exception	Exception	-	TRAP0n ^{Note 2}	TRAP instruction	_	004nH ^{Note 2}	00000040H	nextPC	-
		1	TRAP1n ^{Note 2}	TRAP instruction	-	005nH ^{Note 2}	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal op code/DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	00000080H	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	тмоо	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	тмоо	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
		14	INTCSI00	CSI00 transfer completion	CS100	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0
		18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0

Table 19-3.	Interrupt Source List ((V850ES/KJ1) (1/2)
-------------	-------------------------	--------------------

Notes 1. In the case of INTWDT1 and INTWDT2, restoration through the RETI instruction is not possible, so perform system reset following completion of interrupt servicing.

2. n = 0 to FH

Туре	Classification	Default Priority	Name	Trigger	-	Exception Code	Handler Address	Restored PC	Interrupt Control
		Phonty			Source	Code	Address	PC	Register
Maskable	Interrupt	19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21 INTST		UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1
		22	INTTMH0	TMH0 and CMP00/CMP01 match	ТМН0	01E0H	000001E0H	nextPC	TMHIC0
			INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
			INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0 ^{Note}	I ² C0 transfer completion	I ² C0	0210H	00000210H	nextPC	IICIC0
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28 INTWTI		Watch timer interval	WT	0240H	00000240H	nextPC	WTIIC
	29 INTWT	INTWT	Watch timer reference time	WT	0250H	00000250H	nextPC	WTIC	
	30 INT		INTBRG	Watch counter BRG and PRSCM match	BRG	0260H	00000260H	nextPC	BRGIC
		31	INTTM020	TM02 and CR020 match	TM02	0270H	00000270H	nextPC	TM0IC20
		32	INTTM021	TM02 and CR021 match	TM02	0280H	00000280H	nextPC	TM0IC21
		33	INTTM030	TM03 and CR030 match	TM03	0290H	00000290H	nextPC	TM0IC30
		34	INTTM031	TM03 and CR031 match	TM03	02A0H	000002A0H	nextPC	TM0IC31
		35	INTCSIA1	CSIA1 transfer completion	CSIA1	02B0H	000002B0H	nextPC	CSIAIC1
		36	INTTM040	TM04 and CR040 match	TM04	02C0H	000002C0H	nextPC	TM0IC40
		37	INTTM041	TM04 and CR041 match	TM04	02D0H	000002D0H	nextPC	TM0IC41
		38	INTTM050	TM05 and CR050 match	TM05	02E0H	000002E0H	nextPC	TM0IC50
		39	INTTM051	TM05 and CR051 match	TM05	02F0H	000002F0H	nextPC	TM0IC51
		40	INTCSI02	CSI02 transfer completion	CSI02	0300H	00000300H	nextPC	CSI0IC2
		41	INTSRE2	UART2 reception error occurrence	UART2	0310H	00000310H	nextPC	SREIC2
		42	INTSR2	UART2 reception completion	UART2	0320H	00000320H	nextPC	SRIC2
		43	INTST2	UART2 transmission completion	UART2	0330H	00000330H	nextPC	STIC2
		44	INTIIC1 ^{Note}	I ² C1 transfer completion	I ² C1	0340H	00000340H	nextPC	IICIC1

Table 19-3. Interrupt Source List (V850ES/KJ1) (2/2

Note Only for the μ PD703216Y, 703217Y, and 70F3217Y

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0.

- Restored PC: The value of the program counter (PC) saved to EIPC or FEPC when interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).
 - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
 - Divide instructions (DIV, DIVH, DIVU, DIVHU)
 - PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

nextPC: The PC value at which processing is started following interrupt/exception processing.

 The execution address of the illegal op code when an illegal op code exception occurs is calculated with (Restored PC – 4).

19.2 Non-Maskable Interrupts

Non-maskable interrupt requests are acknowledged unconditionally, even when interrupts are disabled (DI state). Non-maskable interrupts (NMI) are not subject to priority control and take precedence over all other interrupt requests.

The following three types of non-maskable interrupt requests are available in the V850ES/KF1, V850ES/KG1, and V850ES/KJ1.

- NMI pin input (NMI)
- Non-maskable interrupt request due to overflow of watchdog timer 1 (INTWDT1)
- Non-maskable interrupt request due to overflow of watchdog timer 2 (INTWDT2)

There are four choices for the valid edge of an NMI pin, namely: rising edge, falling edge, both edges, and no edge detection.

The non-maskable interrupt due to overflow of watchdog timer 1 (INTWDT1) functions by setting the WDTN14 and WDTM13 bits of watchdog timer mode register 1 (WDTM1) to 10.

The non-maskable interrupt due to overflow of watchdog timer 2 (INTWDT2) functions by setting the WDTN21 and WDTM20 bits of watchdog timer mode register 1 (WDTM1) to 01.

When two or more non-maskable interrupts occur simultaneously, they are processed in a sequence determined by the following priority order (the interrupt requests with low priority level are ignored).

INTWDT2 > INTWDT1 > NMI

If during NMI processing, an NMI, INTWDT1, or INTWDT2 request newly occurs, processing is performed as follows.

(1) If an NMI request newly occurs during NMI processing

The new NMI request is held pending regardless of the value of the NP bit of the program status word (PSW) of the CPU. The NMI request held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

(2) If an INTWDT1 request newly occurs during NMI processing


If the NP bit of PSW remains set (to 1) during NMI processing, the new INTWDT1 request is held pending. The INTWDT1 request held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).


If the NP bit of PSW is cleared (to 0) during NMI processing, a newly generated INTWDT1 request is executed (NMI processing is interrupted).

(3) If an INTWDT2 request newly occurs during NMI processing

A newly generated INTWDT2 request is executed regardless of the value of the NP bit of PSW (NMI processing is interrupted).

Caution When a non-maskable interrupt request is generated, the PC and PSW values are saved to the NMI occurrence status save registers (FEPC, FEPSW), but only NMIs can be restored via the RETI instruction at this time. In the case of INTWDT1 and INTWDT2, restoration through the RETI instruction is not possible, so perform system reset following completion of interrupt servicing.








Figure 19-1. Acknowledging Non-Maskable Interrupt Requests (2/2)

19.2.1 Operation

Upon generation of a non-maskable interrupt request, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes the exception code 0010H to the higher halfword (FECC) of ECR.
- <4> Sets the NP and ID bits of the PSW and clears the EP bit.
- <5> Loads the handler address of the non-maskable interrupt to the PC and transfers control.




Figure 19-2. Non-Maskable Interrupt Servicing

19.2.2 Restore

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

(1) In case of NMI

Restore from NMI processing is done with the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

(i) Loads the values of the restored PC and PSW from FEPC and FEPSW, respectively, because the EP bit and NP bit of the PSW are 0 and 1, respectively.

(ii) Transfers control back to the loaded address of the restored PC and PSW.

Figure 19-3 shows the processing flow of the RETI instruction.





Figure 19-3. RETI Instruction Processing

(2) In case of INTWDT1, INTWDT2

Restoring with the RETI instruction is not performed. Perform system reset following the completion of interrupt servicing.

19.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is in progress. This flag is set when a non-maskable interrupt request has been acknowledged, and masks all non-maskable requests to prevent multiple interrupts.



19.2.4 Noise elimination for NMI pin

NMI pin noise is eliminated by a on-chip noise eliminator that uses analog delay. Therefore, a signal input to the NMI pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

The NMI pin is used for releasing the STOP mode. In the STOP mode, noise elimination using the system clock is not performed because the internal system clock is stopped.

19.2.5 Edge detection function for NMI pin

The NMI valid edge can be selected from the following four types: falling edge, rising edge, both edges, and no edge detection.

Rising edge specification register 0 (INTR0) and falling edge specification register 0 (INTF0) specify the valid edge of non-maskable interrupts (NMI). These two registers can be read/written in 8-bit or 1-bit units.

After reset, the edge detection for the NMI pin is set to "no edge detection". Therefore, the NMI pin functions as a normal port and interrupt requests cannot be acknowledged unless a valid edge is specified by the INTF0 and INTR0 registers.

When using P02 as an output port, set the NMI pin valid edge to "no edge detection".

(1) External interrupt rising edge specification register 0 (INTR0)

This is an 8-bit register that specifies the rising edge of the NMI pin. This register can be read/written in 8-bit or 1-bit units.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting INTF0n = INTR0n = 0.

After res	et:00H	R/W	Address :	FFFFFC20	Н				
	7	6	5	4	3	2	1	0	
INTR0	0	INTR06	INTR05	INTR04	INTR03	INTR02	0	0	I
Remar	k Forsp	pecification	n of the va	alid edge,	refer to T	able 19-4		I	

(2) External interrupt falling edge specification register 0 (INTF0)

This is an 8-bit register that specifies the falling edge of the NMI pin. This register can be read/written in 8-bit or 1-bit units.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting INTF0n = INTR0n = 0.

After res	set : 00H	R/W	Address : I	FFFFC00	Н			
	7	6	5	4	3	2	1	0
INTF0	0	INTF06	INTF05	INTF04	INTF03	INTF02	0	0
Remar	k Forsp	pecification	n of the va	alid edge,	refer to T a	able 19-4		

INTF02	INTR02	NMI Valid Edge Specification			
0	0	No edge detection			
0	1	Rising edge			
1	0	Falling edge			
1	1	Both edges			

Table 19-4. NMI Valid Edge Specification

19.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 have 33 to 45 maskable interrupt sources (refer to **19.1.1 Features**).

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of interrupt priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request has been acknowledged, the interrupt disabled (DI) status is set and the acknowledgement of other maskable interrupts is disabled.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables acknowledgement of interrupts having a priority higher than that of the interrupt request currently in progress. Note that only interrupts with a higher priority have this capability; interrupts with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM14 bit of watchdog timer mode register 1 (WDTM1) is set to 0, the watchdog timer overflow interrupt functions as a maskable interrupt (INTWDTM1).


19.3.1 Operation

If a maskable interrupt request is generated, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the ID bit of the PSW and clears the EP bit.
- <5> Loads the corresponding handler address to the PC and transfers control.

The maskable interrupt request masked by INTC and the maskable interrupt request that occurs while another interrupt is being serviced (when PSW.NP = 1 or PSW.ID = 1) are held pending internally. When the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID = 0 by using the RETI and LDSR instructions, a new maskable interrupt servicing is started in accordance with the priority of the pending maskable interrupt request.

Figure 19-4 shows the servicing flow for maskable interrupts.





19.3.2 Restore


Execution is restored from maskable interrupt servicing by the RETI instruction.


Operation of RETI instruction

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- Loads the values of the restored PC and PSW from EIPC and EIPSW because the EP bit and NP bit of the PSW are both 0.
- (2) Transfers control to the loaded address of the restored PC and PSW.

Figure 19-5 shows the processing flow of the RETI instruction.






19.3.3 Priorities of maskable interrupts


The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 provide a multiple interrupt servicing in which an interrupt can be acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.


There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels specified by the interrupt priority level specification bit (xxPRn). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request (default priority level) beforehand. For more information, refer to **Tables 19-1**, **19-2**, and **19-3 Interrupt Sources**. Programmable priority control divides interrupt requests into eight levels by setting the priority level specification flag.


Note that when an interrupt request is acknowledged, the ID flag of the PSW is automatically set (1). Therefore, when multiple interrupts are to be used, clear (0) the ID flag beforehand (for example, by placing the EI instruction into the interrupt service program) to enable interrupts.














19.3.4 Interrupt control register (xxICn)

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request.

The interrupt control registers can be read/written in 8-bit or 1-bit units.

Caution Be sure to read the xxIFn bit of the xxICn register while interrupts are disabled (DI). If the xxIFn bit is read while interrupts are enabled (EI), an incorrect value may be read if there is a conflict between acknowledgement of the interrupt and reading of the bit.

10	<7>	<6>	5	4	3	2	1	0			
xxICn	xxlFn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0			
	xxIFn				pt reques	t flag ^{Note}					
	0		request not	-							
	1	Interrupt	request gei	nerated							
	xxMKn			Inte	rrupt mas	k flag					
	0	Enables i	nterrupt se	rvicing							
	1	Disables	isables interrupt servicing (pending)								
	xxPRn2	xxPRn1	xxPRn0		Interrupt p	priority spec	ification bit	t			
	0	0	0	Specifies	level 0 (hi	ghest)					
	0	0	1	Specifies	level 1						
	0	1	0	Specifies	level 2						
	0	1	1	Specifies	level 3						
			0 0 Specifies level 4								
	1					0 1 Specifies level 5					
	1	0	1	Specifies	level 5						
	1			Specifies Specifies	level 5						

Following tables list the addresses and bits of the interrupt control registers.

Address	Register				Bi	its			
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	ТМ0МК00	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	ТМНМК0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICIC0 ^{Note}	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0

Table 19-5. Interrupt Control Registers (xxICn) (V850ES/KF1)

Note Only for the μ PD703208Y, 703209Y, 703210Y, and 70F3210Y

Address	Register				Bi	its			
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	ТМОМКОО	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	ТМНМК0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICIC0 ^{Note}	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0
FFFFF14EH	TM0IC20	TM0IF20	TM0MK20	0	0	0	TM0PR202	TM0PR201	TM0PR200
FFFFF150H	TM0IC21	TM0IF21	TM0MK21	0	0	0	TM0PR212	TM0PR211	TM0PR210
FFFFF152H	TM0IC30	TM0IF30	TM0MK30	0	0	0	TM0PR302	TM0PR301	TM0PR300
FFFFF154H	TM0IC31	TM0IF31	TM0MK31	0	0	0	TM0PR312	TM0PR311	TM0PR310
FFFFF156H	CSIAIC1	CSIAIF1	CSIAMK1	0	0	0	CSIAPR12	CSIAPR11	CSIAPR10

Table 19-6	. Interrupt Control Registers (xxICn) (V850ES/KG1)
------------	--

Note Only for the μ PD703212Y, 703213Y, 703214Y, and 70F3214Y

Address	Register				Bi	its			
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	TM0MK00	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	ТМНМК0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICIC0 ^{Note}	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0
FFFFF14EH	TM0IC20	TM0IF20	TM0MK20	0	0	0	TM0PR202	TM0PR201	TM0PR200
FFFFF150H	TM0IC21	TM0IF21	TM0MK21	0	0	0	TM0PR212	TM0PR211	TM0PR210
FFFFF152H	TM0IC30	TM0IF30	TM0MK30	0	0	0	TM0PR302	TM0PR301	TM0PR300
FFFFF154H	TM0IC31	TM0IF31	TM0MK31	0	0	0	TM0PR312	TM0PR311	TM0PR310
FFFFF156H	CSIAIC1	CSIAIF1	CSIAMK1	0	0	0	CSIAPR12	CSIAPR11	CSIAPR10
FFFFF158H	TM0IC40	TM0IF40	TM0MK40	0	0	0	TM0PR402	TM0PR401	TM0PR400
FFFFF15AH	TM0IC41	TM0IF41	TM0MK41	0	0	0	TM0PR412	TM0PR411	TM0PR410
FFFFF15CH	TM0IC50	TM0IF50	TM0MK50	0	0	0	TM0PR502	TM0PR501	TM0PR500
FFFFF15EH	TM0IC51	TM0IF51	TM0MK51	0	0	0	TM0PR512	TM0PR511	TM0PR510
FFFFF160H	CSI0IC2	CSI0IF2	CSI0MK2	0	0	0	CSI0PR22	CSI0PR21	CSI0PR20

Table 19-7. Interrupt Control Registers (xxICn) (V850ES/KJ1) (1/2)

Note Only for the μ PD703216Y, 703217Y, and 70F3217Y

Address	Register		Bits						
		<7>	<6>	5	4	3	2	1	0
FFFFF162H	SREIC2	SREIF2	SREMK2	0	0	0	SREPR22	SREPR21	SREPR20
FFFFF164H	SRIC2	SRIF2	SRMK2	0	0	0	SRPR22	SRPR21	SRPR20
FFFFF166H	STIC2	STIF2	STMK2	0	0	0	STPR22	STPR21	STPR20
FFFFF168H	IICIC1 ^{Note}	IICIF1	IICMK1	0	0	0	IICPR12	IICPR11	IICPR10

Table 19-7.	Interrupt Control Registers (xx	ICn) (V850ES/KJ1) (2/2)

Note Only for the μ PD703216Y, 703217Y, and 70F3217Y

19.3.5 Interrupt mask registers 0 to 2 (IMR0 to IMR2)

These registers set the interrupt mask status for maskable interrupts. Bits xxMKn of the IMR0 to IMR2 register and bits xxMKn of the xxICn register are respectively linked.

The IMRm register can be read/written in 16-bit units (m = 0 to 2).

When the higher 8 bits of the IMRm register are treated as the IMRmH register and the lower 8 bits of the IMRm register as the IMRmL register, they can be read/written in 8-bit or 1-bit units (m = 0 to 2).

Caution In the device file, the xxMKn bit of the xxICn register is defined as a reserved word. Therefore, if bit manipulation is performed using the name xxMKn, the xxICn register, not the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

(i)	V850ES/KF1									
	After r	eset: FFFFI	H R/W	Addres	s: FFFFF1	OOH (IMRO	, IMR0L), F	FFFF101H	I (IMR0H)	
		15	14	13	12	11	10	9	8	
	IMR0 (IMR0H ^{Note})	CSI0MK1	CSI0MK0	TM5MK1	TM5MK0	TM0MK11	TM0MK10	ТМОМКО1	ТМОМКОО	
		7	6	5	4	3	2	1	0	
	(IMR0L)	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	WDT1MK	
	After r	eset: FFFFI	H R/W	Addres	s: FFFFF1(02H (IMR1	, IMR1L), F	FFFF103H	I (IMR1H)	
		15	14	13	12	11	10	9	8	
	IMR1 (IMR1H ^{Note})	1	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0	
		7	6	5	4	3	2	1	0	
	(IMR1L)	TMHMK1	ТМНМК0	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0	
		xxMKn			Interrupt	mask flag s	setting			
		0	Enables i	nterrupt se	ervicing					
		1	Disables	interrupt se	ervicing					
	bit u	units, spec	ify these b	oits as bits	s 0 to 7 of	the IMR0	H and IMI	R1H regis	isters in 8-bit ters. t generated i	
		value is c	hanged.	-			-		-	
			R, AD, IIC	C, CSIA, T	ſMH, ST,	SR, SRE)		, TM0, P,	WDT, BRG,	, W⊺

(ii) V850ES/KG1									
After r	eset: FFFF	H R/W	Addres	s: FFFFF1	00H (IMR0	, IMR0L), F	FFFF101F	H (IMR0H)	
	15	14	13	12	11	10	9	8	
IMR0 (IMR0H ^{Note})	CSI0MK1	CSI0MK0	TM5MK1	TM5MK0	TM0MK11	тмомк10	тмомко1	тмомкоо	
	7	6	5	4	3	2	1	0	
(IMR0L)	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	WDT1MK	
After r	eset: FFFF	H R/W	Addres	s: FFFFF1	02H (IMR1	, IMR1L), F	FFFF103H	H (IMR1H)	
	15	14	13	12	11	10	9	8	
IMR1 (IMR1H ^{Note})	ТМОМК20	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0	
	7	6	5	4	3	2	1	0	
(IMR1L)	TMHMK1	ТМНМК0	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0	
After r	eset: FFFFI 15	H R/W 14	Addres	s: FFFFF1 12	04H (IMR2 11	, IMR2L), F 10	FFFF105H 9	H (IMR2H) 8	
IMR2 (IMR2H ^{Note})	1	1	1	1	1	1	1	1	
	7	6	5	4	3	2	1	0	
(IMR2L)	1	1	1	1	CSIAMK1	ТМ0МК31	тмомкзо	TM0MK21	
	xxMKn		Int	errupt mas	k flag settir	ng			
	0	Enables i	nterrupt se	ervicing					
	1	Disables	interrupt se	ervicing					
unit	s, specify	these bits	as bits 0	to 7 of the	e IMR0H t	o IMR2H	registers.	ers in 8-bit not guarar	
	their valu xx: Identify		-	peripher	al unit (C	SI0, TM5	, TM0, P	, WDT, BR	G, V
	WTI, K n: Periph	(R, AD, IIC eral unit n							

(iii) V850ES/KJ1								
After re	eset: FFFF	H R/W	Addres	s: FFFFF1	00H (IMR0,	IMR0L), F	FFFF101F	I (IMROH)
	15	14	13	12	11	10	9	8
IMR0 (IMR0H ^{Note})	CSI0MK1	CSI0MK0	TM5MK1	TM5MK0	TM0MK11	TM0MK10	TM0MK01	ТМОМКОО
	7	6	5	4	3	2	1	0
(IMR0L)	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	WDT1MK
After re	eset: FFFF	H R/W	Addres	s: FFFFF1	02H (IMR1,	IMR1L), F	FFFF103F	I (IMR1H)
	15	14	13	12	11	10	9	8
IMR1 (IMR1H ^{Note})	ТМ0МК20	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0
	7	6	5	4	3	2	1	0
(IMR1L)	TMHMK1	ТМНМК0	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0
After re	eset: FFFFI	H R/W	Addres	s: FFFFF1	04H (IMR2,	IMR2L), F	FFFF105F	I (IMR2H)
	15	14	13	12	11	10	9	8
IMR2 (IMR2H ^{Note})	1	1	1	IICMK1	STMK2	SRMK2		CSI0MK2
	7	6	5	4	3	2	1	0
(IMR2L)	TM0MK51	TM0MK50	TM0MK41	TM0MK40	CSIAMK1	TM0MK31	ТМОМК30	TM0MK21
	xxMKn		Int	errupt mas	k flag settin	g		
	0	Enables i	nterrupt se	ervicing		-		
	1	Disables	interrupt se	ervicing				
unit	s, specify	these bits	as bits 0	to 7 of the	e IMR0H te	o IMR2H	registers.	ers in 8-bit or 1-bit
	Bits 15 to if their va			gister are	e fixed to	1. The op	peration i	is not guaranteed
		(R, AD, IIC	C, CSIA, T	ГМН, ST,	SR, SRE)		TM0, P,	WDT, BRG, WT,


19.3.6 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently being acknowledged. When the interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt is set (1) and remains set while the interrupt is being serviced.

When the RETI instruction is executed, the bit among those that are set (1) in the ISPR register that corresponds to the interrupt request having the highest priority is automatically reset (0) by hardware. However, it is not reset (0) when execution is returned from non-maskable interrupt servicing or exception processing.


This register can only be read, in 8-bit or 1-bit units.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set to 1 by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI status).



19.3.7 Maskable interrupt status flag

The interrupt disable flag (ID) is allocated to the PSW and controls the maskable interrupt's operating state, and stores control information regarding enabling/disabling reception of interrupt requests.



19.3.8 Watchdog timer mode register 1 (WDTM1)

This register is a special register that can be written to only in a special sequence. To generate a maskable interrupt (INTWDT1), set the WDTM14 bit to 0.

This register can be read/written in 8-bit or 1-bit units (for details, refer to CHAPTER 12 WATCHDOG TIMER FUNCTIONS).

After re	set: 00H	R/W	Address: F	FFFF6C2H					
	<7>	6	5	4	3	2	1	0	
WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0	
	RUN1		Watch	ndog timer o	peration mo	de select	tion ^{Note 1}		
	0	Stop cour	nt operation	n					
	1	Clear cou	nter and s	tart count op	peration				
			1						
	WDTM14	WDTM13	Watch	ndog timer o	peration mo	de select	tion ^{Note 2}		
	0	0	Interval ti	mer mode					
	0	1	(Generate	e maskable i	nterrupt INTW	/DTM1 w	hen overflo	ow occurs)	
	1	0	Watchdo	g timer mod	e 1 ^{Note 3}				
			(Generate	e non-maskal	ole interrupt II	VTWDT1	when overf	flow occurs)	
	1	1	Watchdo	g timer mod	e 2				
			(Start WD	DTRES2 res	et operation	when ov	erflow occ	urs)	
Notes	1 Once	the RUN	l hit has k	oon sot (1), it cannot	ho cloa	red (0) by	/ software	
Notes							• • •	rough RESET in	nut
								cannot be clea	•
					ly way to cl		• • •		
	•							interrupt servici	ng (
					-			e. Therefore, fol	-
				• •	erform syste		•	, -	

19.3.9 Elimination of noise from INTP0 to INTP6

(1) Elimination of noise from INTP0 to INTP6 pins

INTP0 to INTP6 pins incorporate a noise eliminator that uses analog delay to eliminate noise. Therefore, only when a signal having a constant level is input for a specified time or longer, it is detected as a valid edge. Edge detection occurs only after the specified length of time has elapsed.

19.3.10 INTP0 to INTP6 edge detection function

The valid edges of the INTP0 to INTP6 pins can be selected from the following four types.

- Rising edge
- Falling edge
- Both edges
- No edge detection

(1) External interrupt rising edge specification register 0 (INTR0)

This is an 8-bit register that specifies detection of the rising edge of the INTP0 to INTP3 pins. This register can be read/written in 8-bit or 1-bit units.

Caution	When switching to the port function from the external interrupt function (alternate function),
	edge detection may be performed. Therefore, set the port mode after setting INTF0n =
	INTROn = 0.

After res	et: 00H	R/W A	Address: FF	FFFC20H				
	7	6	5	4	3	2	1	0
INTR0	0	INTR06	INTR05	INTR04	INTR03	INTR02	0	0
Remar	k Forsp	pecification	n of the va	alid edge,	refer to T	able 19-8		

(2) External interrupt falling edge specification register 0 (INTF0)

This is an 8-bit register that specifies detection of the falling edge of the INTP0 to INTP3 pins. This register can be read/written in 8-bit or 1-bit units.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting INTF0n = INTR0n = 0.

After res	et: 00H	R/W A	Address: FF	FFFC00H				
	7	6	5	4	3	2	1	0
INTF0	0	INTF06	INTF05	INTF04	INTF03	INTF02	0	0
Remar	k For sp	pecificatio	n of the va	alid edge,	refer to T	able 19-8		

INTF0n	INTR0n	Valid edge specification (n = 3 to 6)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Table 19-8. INTP0 to INTP3 Pins Valid Edge Specification

Remark n = 3 to 6: Control of INTP0 to INTP3 pins

(3) External interrupt rising edge specification register 9H (INTR9H)

This is an 8-bit register that specifies detection of the rising edge of the INTP4 to INTP6 pins. This register can be read/written in 8-bit or 1-bit units.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting INTF9n = INTR9n = 0.

After res	et: 00H	R/W A	Address: FF	FFFC33H				
	7	6	5	4	3	2	1	0
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0
Remark	For sp	ecification	of the val	id edge, r	efer to Ta	ble 19-9.		

(4) External interrupt falling edge specification register 9H (INTF9H)

This is an 8-bit register that specifies detection of the falling edge of the INTP4 to INTP6 pins. This register can be read/written in 8-bit or 1-bit units.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting INTF9n = INTR9n = 0.

After res	et: 00H	R/W A	Address: FF	FFFC13H				
	7	6	5	4	3	2	1	0
INTF9H	INTF915	INTF914	INTF913	0	0	0	0	0
Remark		ecificatior	of the val	id edge, ı	refer to Ta	ble 19-9.		

INTF9n	INTR9n	Valid edge specification (n = 13 to 15)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Table 19-9. INTP4 to INTP6 Pins Valid Edge Specification

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

19.4 Software Exceptions

A software exception is generated when the CPU executes the TRAP instruction. Software exceptions can always be acknowledged.

19.4.1 Operation

If a software exception occurs, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the EP and ID bits of the PSW.
- <5> Loads the handler address (00000040H or 00000050H) for the software exception routine to the PC and transfers control.

Figure 19-8 shows the software exception processing flow.




Figure 19-8. Software Exception Processing

The handler address is determined by the operand (vector) of the TRAP instruction. If the vector is 0 to 0FH, the handler address is 00000040H, and if the vector is 10 to 1FH, the handler address is 00000050H.

19.4.2 Restore

Execution is restored from software exception processing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.

<2> Transfers control to the address of the restored PC and PSW.

Figure 19-9 shows the processing flow of the RETI instruction.




Figure 19-9. RETI Instruction Processing

19.4.3 Exception status flag (EP)

The EP flag, which is bit 6 of the PSW, is a status flag that indicates that exception processing is in progress. It is set when an exception occurs.


	31		8	7	6	5	4	3	2	1	0
PSW		0		NP	EP	ID	SAT	CY	ov	S	Z
Г	EP	Exception	oroces	ssina	status						
						-					
-	0	Exception processing not in progress									

19.5 Exception Trap

The exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/KF1, V850ES/KG1, and V850ES/KJ1, an illegal op code trap (ILGOP: illegal OP code trap) is considered as an exception trap.

19.5.1 Illegal op code

An illegal op code is defined as an instruction with instruction op code (bits 10 to 5) = 111111B, sub-op code (bits 26 to 23) = 0111B to 1111B, and sub-op code (bit 16) = 0B. When such an instruction is executed, an exception trap is generated.



Caution It is recommended not to use illegal op code because instructions may newly be assigned in the future.


(1) Operation

Upon generation of an exception trap, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the NP, EP, and ID bits of the PSW.
- <4> Loads the handler address (0000060H) for the exception trap routine to the PC and transfers control.

Figure 19-10 shows the exception trap processing flow.







(2) Restore

Execution is restored from exception trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from DBPC and DBPSW.
- <2> Transfers control to the loaded address of the restored PC and PSW.

Figure 19-11 shows the processing flow for restore from exception trap processing.





19.5.2 Debug trap


A debug trap is an exception that occurs upon execution of the DBTRAP instruction and that can be acknowledged at all times.


When a debug trap occurs, the CPU performs the following processing.

(1) Operation

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the NP, EP, and ID bits of the PSW.
- <4> Sets the handler address (00000060H) for the debug trap routine to the PC and transfers control.

Figure 19-12 shows the debug trap processing flow.






(2) Restore

Execution is restored from debug trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from DBPC and DBPSW.
- <2> Transfers control to the loaded address of the restored PC and PSW.

Figure 19-13 shows the processing flow for restore from debug trap processing.





19.6 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a function that stops an interrupt service routine currently in progress if a higher priority interrupt request is generated, and processes the acknowledgement operation of the higher priority interrupt.

If an interrupt with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (ID = 0). Even in an interrupt servicing routine, multiple interrupt control must be performed while interrupts are enabled (ID = 0). If a maskable interrupt or software exception is generated in a maskable interrupt or software exception service program, EIPC and EIPSW must be saved.

The following example illustrates the procedure.

(1) To acknowledge maskable interrupt requests in service program

Service program for maskable interrupt or exception

 EIPC saved to memory or register EIPSW saved to memory or register El instruction (enables interrupt acknowledgement) 	
 	←Acknowledg
 DI instruction (disables interrupt acknowledgement) Saved value restored to EIPSW Saved value restored to EIPC RETI instruction 	

Acknowledges maskable interrupt

(2) To generate exception in service program

Service program for maskable interrupt or exception

EIPC saved to memory or register	
 EIPSW saved to memory or register TRAP instruction 	←Acknowledges exceptions such as TRAP instruction.
 Saved value restored to EIPSW Saved value restored to EIPC RETI instruction 	

Priorities 0 to 7 (0 is the highest) can be set for each maskable interrupt request in multiple interrupt servicing control by software. To set a priority level, write values to the xxPRn0 to xxPRn2 bits of the interrupt request control register (xxICn) corresponding to each maskable interrupt request. After reset, interrupt requests are masked by the xxMKn bit, and the priority is set to level 7 by the xxPRn0 to xxPRn2 bits.

Priorities of maskable interrupts are as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing control is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed. A pending interrupt request is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed. RETI instruction has been executed.


Caution In a non-maskable interrupt servicing routine (in the time until the RETI instruction is executed), maskable interrupts are not acknowledged and held pending.

19.7 Interrupt Response Time

Except in the following cases, the CPU interrupt response time is a minimum of 4 clocks. If inputting consecutive interrupt requests, at least 4 clocks must be placed between each interrupt.

- STOP mode
- External bus access
- Interrupt request non-sample instruction (Refer to 19.8 Periods in Which Interrupts Are Not Acknowledged by CPU.)
- Interrupt control register access





19.8 Periods in Which Interrupts Are Not Acknowledged by CPU

Interrupts are acknowledged by the CPU while an instruction is being executed. However, no interrupt is acknowledged between an interrupt request non-sample instruction and the next instruction.

The following instructions are interrupt request non-sample instructions.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instructions (vs. PSW)
- Store instruction for the following registers
 - Command register (PRCMD)
 - Interrupt-related registers: Interrupt control register (xxICn), interrupt mask registers 0 to 2 (IMR0 to IMR2), in-service priority register (ISPR)

CHAPTER 20 KEY INTERRUPT FUNCTION


20.1 Function

A key interrupt (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the key return mode register (KRM).

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units

 Table 20-1. Assignment of Key Return Detection Pins

Figure 20-1. Key Return Block Diagram



20.2 Key Interrupt Control Register

(1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals. This register can be read/written in 8-bit or 1-bit units. RESET input clears KRM to 00H.

RM	KRM7	KRM6	KRM5	KRM4	KRM3	KRM2	KRM1	KRM0
	1	1						
	KRMn		Key return mode control					
	0	Does not	detect key	return signa	al			
	1	Detects ke	ey return si	gnal				

CHAPTER 21 STANDBY FUNCTION

21.1 Overview

The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application.

The available standby modes are listed in Table 21-1.


Mode	Functional Outline			
HALT mode	Mode to stop only the operating clock of the CPU			
IDLE mode	Mode to stop all the internal operations of the chip except the oscillator ^{Note}			
STOP mode	Mode to stop all the internal operations of the chip except the subclock oscillator.Note			
Subclock operation mode	Mode to use the subclock as the internal system clock			
Sub-IDLE mode	Mode to stop all the internal operations of the chip, except the oscillator, in the subclock operation mode			

Table 21-1. Standby Modes


Note The PLL does not stop.


Stop the PLL to reduce the current consumption before setting each standby mode.





mode.





21.2 HALT Mode

21.2.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating.

Table 21-3 shows the operation status in the HALT mode.

The average power consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

Caution Insert five or more NOP instructions after the HALT instruction.

21.2.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request, and RESET pin input.

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request or unmasked maskable interrupt request

The HALT mode is released by a non-maskable interrupt request or an unmasked maskable interrupt request, regardless of the priority of the interrupt request. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request with a priority lower than that of the interrupt request currently being serviced is issued, only the HALT mode is released, and that interrupt request is not acknowledged. The interrupt request itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request), the HALT mode is released and that interrupt request is acknowledged.

Release Source	Interrupt Enabled (EI) Status Interrupt Disabled (DI) Sta		
Non-maskable interrupt request	Execution branches to the handler address		
Maskable interrupt request	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

Table 21-2. Operation After Releasing HALT Mode by Interrupt Request

(2) Releasing HALT mode by RESET pin input

The same operation as the normal reset operation is performed.

Table 21-3. Operation Status in HALT Mode

Setting of HALT Mode		When CPU Is Operating with Main Clock				
Item		When Subclock Is Not Used	When Subclock Is Used			
CPU		Stops operation				
ROM correction		Stops operation				
Main clock oscillat	tor	Oscillation enabled				
Subclock oscillato	r	_	Oscillation enabled			
Interrupt controlle	r	Operable				
16-bit timers (TM	00 to TM05)	Operable				
8-bit timers (TM50), TM51)	Operable				
Timer H (TMH0, T	MH1)	Operable				
Watch timer		Operable when main clock output is selected as count clock	Operable			
Watchdog timer 1		Operable				
Watchdog timer 2		Operable when main clock is selected as count clock	Operable			
Serial interface	CSI00 to CSI02	Operable				
	CSIA0 to CSIA1	Operable				
	I ² C0 ^{Note} , I ² C1 ^{Note}	Operable				
	UART0 to UART2	Operable				
Key interrupt func	tion	Operable				
A/D converter		Operable				
D/A converter		Operable				
Real-time output		Operable				
Port function		Retains status before HALT mode was set.				
External bus inter	face	Refer to CHAPTER 5 BUS CONTROL FUNCTION.				
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the HALT mode was set.				

Note Only products with I²C

21.3 IDLE Mode

21.3.1 Setting and operation status

The IDLE mode is set by clearing the PSM bit of the power save mode register (PSMR) to 0 and setting the STP bit of the power save control register (PSC) to 1 in the normal operation mode.

In the IDLE mode, the clock oscillator continues operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 21-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the current consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

21.3.2 Releasing IDLE mode

The IDLE mode is released by a non-maskable interrupt request (NMI pin input), unmasked external interrupt request (INTP0 to INTP6 pin input), unmasked internal interrupt request from the peripheral functions operable in the IDLE mode, or RESET input.

After the IDLE mode has been released, the normal operation mode is restored.

(1) Releasing IDLE mode by non-maskable interrupt request or unmasked maskable interrupt request

The IDLE mode is released by a non-maskable interrupt request or an unmasked maskable interrupt request, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

- (a) If an interrupt request with a priority lower than that of the interrupt request currently being serviced is issued, only the IDLE mode is released, and that interrupt request is not acknowledged. The interrupt request itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request), the IDLE mode is released and that interrupt request is acknowledged.

Release Source	Interrupt Enabled (EI) Status Interrupt Disabled (DI) Statu		
Non-maskable interrupt request	Execution branches to the handler address		
Maskable interrupt request	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

Table 21-4. Operation After Releasing IDLE Mode by Interrupt Request

(2) Releasing IDLE mode by **RESET** pin input

The same operation as the normal reset operation is performed.

Table 21-5.	Operation	Status in	IDLE Mode
-------------	-----------	-----------	-----------

Setting of IDLE Mode		When CPU Is Ope	erating with Main Clock		
Item		When Subclock Is Not Used When Subclock Is Used			
CPU		Stops operation			
ROM correction		Stops operation			
Main clock oscilla	tor	Oscillation enabled			
Subclock oscillato	or	_	Oscillation enabled		
Interrupt controlle	r	Stops operation			
16-bit timers (TM	00 to TM05)	Stops operation			
8-bit timers (TM5	0, TM51)	Operable when TI5m is selected as count	clock		
Timer H (TMH0)		Stops operation			
Timer H (TMH1) Stops operation Operable when clock		Operable when f_{XT} is selected as count clock			
Watch timer		Operable when main clock output is selected as count clock	Operable		
Watchdog timer 1		Stops operation			
Watchdog timer 2	2	Stops operation	Operable when fxT is selected as count clock		
Serial interface	CSI00 to CSI02	Operable when SCK0n input clock is selected as operation clock			
	CSIA0, CSIA1	Stops operation			
	I ² C0 ^{Note} , I ² C1 ^{Note}	Stops operation			
	UART0	Operable when ASCK0 is selected as cour	nt clock		
	UART0, UART2	Stops operation			
Key interrupt fund	tion	Operable			
A/D converter		Stops operation			
D/A converter		Stops operation			
Real-time output		Stops operation			
Port function		Retains status before IDLE mode was set.			
External bus inter	face	Refer to CHAPTER 5 BUS CONTROL FL	INCTION.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE mode was set.			

Note Only products with I²C

Remark m = 0 or 1

n = 0 to 2

21.4 STOP Mode

21.4.1 Setting and operation status

The STOP mode is set when the PSM bit of the power save mode register (PSMR) is set to 1 and the STP bit of the power save control register (PSC) is set to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 21-7 shows the operation status in the STOP mode.

Because the STOP stops operation of the main clock oscillator, it reduces the current consumption to a level lower than the IDLE mode. If the subclock oscillator and external clock are not used, the power consumption can be minimized with only leakage current flowing.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

21.4.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request (NMI pin input), unmasked external interrupt request (INTP0 to INTP6 pin input), unmasked internal interrupt request from the peripheral functions operable in the STOP mode, or RESET pin input.

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

(1) Releasing STOP mode by non-maskable interrupt request or unmasked maskable interrupt request

The STOP mode is released by a non-maskable interrupt request or an unmasked maskable interrupt request, regardless of the priority of the interrupt request. If the software STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request with a priority lower than that of the interrupt request currently being serviced is issued, only the STOP mode is released, and that interrupt request is not acknowledged. The interrupt request itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request), the STOP mode is released and that interrupt request is acknowledged.

Release Source	Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status		
Non-maskable interrupt request	Execution branches to the handler address		
Maskable interrupt request	Execution branches to the handler The next instruction is executed		

Table 21-6. Operation After Releasing STOP Mode by Interrupt Request

(2) Releasing STOP mode by $\overrightarrow{\text{RESET}}$ pin input

The same operation as the normal reset operation is performed.

Table 21-7.	Operation	Status in	STOP Mode
-------------	-----------	-----------	-----------

	Setting of STOP	When CPU Is Opera	When CPU Is Operating with Main Clock				
Item	Mode	When Subclock Is Not Used When Subclock Is Used					
CPU	-	Stops operation					
ROM correction		Stops operation					
Main clock oscilla	tor	Oscillation stops					
Subclock oscillato	r	_	Oscillation enabled				
Interrupt controlle	r	Stops operation					
16-bit timers (TM	00 to TM05)	Stops operation					
8-bit timers (TM50), TM51)	Operable when TI5m is selected as count clo	ock				
Timer H (TMH0)		Stops operation					
Timer H (TMH1)		Stops operation	Operable when f_{XT} is selected as count clock				
Watch timer		Stops operation	Operable when f_{XT} is selected as count clock				
Watchdog timer 1		Stops operation					
Watchdog timer 2		Stops operation	Operable when f_{XT} is selected as count clock				
Serial interface	CSI00 to CSI02	Operable when SCK0n input clock is selected as operation clock					
	CSIA0, CSIA1	Stops operation					
	I ² C0 ^{Note} , I ² C1 ^{Note}	Stops operation					
	UART0	Operable when ASCK0 is selected as count clock					
	UART1, UART2	Stops operation					
Key interrupt func	tion	Operable					
A/D converter		Stops operation					
D/A converter		Stops operation					
Real-time output		Stops operation					
Port function		Retains status before STOP mode was set.					
External bus inter	face	Refer to CHAPTER 5 BUS CONTROL FUNCTION.					
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the STOP mode was set.					

Note Only products with I²C

Remark m = 0 or 1

n = 0 to 2

21.5 Securing Oscillation Stabilization Time

When the STOP mode is released, only the oscillation stabilization time set by the oscillation stabilization time selection register (OSTS) elapses. If the software STOP mode has been released by $\overline{\text{RESET}}$ pin input, however, the reset value of the OSTS register, 2¹⁵/fx (8.192 ms at fx = 4 kHz) elapses.

The timer for counting the oscillation stabilization time is shared with watchdog timer 1, so the oscillation stabilization time equal to the overflow time of the watchdog timer elapses.

Figure 21-2 shows the operation performed when the STOP mode is released by an interrupt request.




Figure 21-2. Oscillation Stabilization Time

Caution For details of the OSTS register, refer to 21.1.3 (1) Oscillation stabilization time selection register (OSTS).

21.6 Subclock Operation Mode

21.6.1 Setting and operation status

The subclock operation mode is set when the CK3 bit of the processor clock control register (PCC) is set to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock.

When the MCK bit of the PCC register is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only with the subclock. However, watchdog timer 1 stops counting when subclock operation is started (CLS bit of PCC register = 1). (Watchdog timer 1 retains the value before the subclock operation mode was set.)

Table 21-8 shows the operation status in subclock operation mode.

In the subclock operation mode, the current consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the current consumption can be further reduced to the level of the STOP mode by stopping the operation of the main system clock oscillator.

Caution When manipulating the CK3 bit of the PCC register, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).

21.6.2 Releasing subclock operation mode

The subclock operation mode is released by RESET pin input when the CK3 bit of the PCC register is cleared to 0. If the main clock is stopped (MCK bit of PCC register = 1), set the MCK bit of the PCC register to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit of the PCC register to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit of the PCC register, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).

	Setting of Subclock Operation Mode	Opera	ation Status				
Item		When Main Clock Is Oscillating When Main Clock Is Stopped					
CPU		Operable	Operable				
ROM correction		Operable	Operable				
Subclock oscillato	or	Oscillation enabled					
Interrupt controlle	r	Operable					
16-bit timers (TM	00 to TM05)	Operable	Stops operation				
8-bit timers (TM50	D, TM51)	Operable	Operable when TI5m is selected as count clock				
Timer H (TMH0)		Operable	Stops operation				
Timer H (TMH1)		Operable	Operable when f_{XT} is selected as count clock				
Watch timer		Operable	Operable when fxT is selected as count clock				
Watchdog timer 1		Operable	Stops operation				
Watchdog timer 2		Operable	Operable when f_{XT} is selected as count clock				
Serial interface	CSI00 to CSI02	Operable	Operable when $\overline{\text{SCK0n}}$ input clock is selected as operation clock				
	CSIA0, CSIA1	Operable	Stops operation				
	$I^2C0^{Note}, I^2C1^{Note}$	Operable	Stops operation				
	UART0	Operable	Operable when ASCK0 is selected as count clock				
	UART1, UART2	Operable	Stops operation				
Key interrupt fund	tion	Operable					
A/D converter		Operable	Stops operation				
D/A converter		Operable	Stops operation				
Real-time output		Operable Stops operation					
Port function		Settable					
External bus inter	face	Operable					
Internal data		Settable					

Table 21-8. Operation Status in Subclock Operation Mode

Note Only products with I^2C

Remark m = 0 or 1

n = 0 to 2

21.7 Sub-IDLE Mode

21.7.1 Setting and operation status

The sub-IDLE mode is set when the PSM bit of the power save mode register (PSMR) is cleared to 0 and the STP bit of the power save control register (PSC) is set to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operation but clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 21-10 shows the operation status in the sub-IDLE mode.

Because the sub-IDLE mode stops operation of the CPU and other on-chip peripheral functions, it can reduce the current consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the current consumption can be reduced to a level as low as that in the STOP mode.

21.7.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request (NMI pin input), unmasked external interrupt request (INTP0 to INTP6 pin input), unmasked internal interrupt request from the peripheral functions operable in the sub-IDLE mode, or RESET pin input.

When the sub-IDLE mode is released by an interrupt request, the subclock operation mode is set. If it is released by RESET pin input, the normal operation mode is restored.

(1) Releasing sub-IDLE mode by non-maskable interrupt request or unmasked maskable interrupt request

The sub-IDLE mode is released by a non-maskable interrupt request or an unmasked maskable interrupt request, regardless of the priority of the interrupt request. If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request with a priority lower than that of the interrupt request currently being serviced is issued, only the sub-IDLE mode is released, and that interrupt request is not acknowledged. The interrupt request itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request), the sub-IDLE mode is released and that interrupt request is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status	
Non-maskable interrupt request	Execution branches to the handler address		
Maskable interrupt request	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

Table 21-9. Operation After Releasing Sub-IDLE Mode by Interrupt Request

(2) Releasing sub-IDLE mode by RESET pin input

The same operation as the normal reset operation is performed.

Se	tting of Sub-IDLE Mode	Operatio	on Status			
Item		When Main Clock Is Oscillating When Main Clock Is Stop				
CPU		Stops operation				
ROM correction		Stops operation				
Subclock oscillato	r	Oscillation enabled				
Interrupt controlle	r	Stops operation				
16-bit timers (TM	00 to TM05)	Stops operation				
8-bit timers (TM50), TM51)	Operable when TI5m is selected as count clo	ock			
Timer H (TMH0)		Stops operation				
Timer H (TMH1)		Operable when f_{XT} is selected as count clock	(
Watch timer		Stops operation	Operable when fxT is selected as count clock			
Watchdog timer 1		perable Stops operation				
Watchdog timer 2		Operable when fxr is selected as count clock				
Serial interface	CSI00 to CSI02	Stops operation	Operable when SCK0n input clock is selected as operation clock			
	CSIA0, CSIA1	Stops operation				
	I ² C0 ^{Note} , I ² C1 ^{Note}	Stops operation				
	UART0	Operable when ASCK0 is selected as count	clock			
	UART1, UART2	Stops operation				
Key interrupt func	tion	Operable				
A/D converter		Stops operation				
D/A converter		Stops operation				
Real-time output		Stops operation				
Port function		Retains status before sub-IDLE mode was set.				
External bus interface		Refer to CHAPTER 5 BUS CONTROL FUNCTION.				
Internal data		The CPU registers, statuses, data, and all ot internal RAM are retained as they were befo				

Table 21-10. Operation Status in Sub-IDLE Mode

Note Only products with I²C

Remark m = 0 or 1 n = 0 to 2

21.8 Control Registers

(1) Power save control register (PSC)

This is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the STOP mode. The PSC register is a special register (refer to **3.4.7 Special registers**). Data can be written to this register only in a specific sequence so that its contents are not rewritten by mistake due to a program hang-up.

This register can be read or written in 8-bit or 1-bit units.

6 <5> <4> 3 2 <1> 0 PSC NMI2M 0 NMI0M INTM 0 0 STP 0 NMI2M Controls non-maskable interrupt request (INTWDT2) from watchdog timer 2 ^{Note} 0 INTWDT2 request enabled 1 INTWDT2 request disabled 0 INTWDT2 request disabled INTWDT2 request from NMI pin ^{Note 1} 0 0 NMI request enabled 1 INTM request disabled 1 NMI request disabled INTM INTxx ^{Note 2}) ^{Note 1} 0 INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTXxx request enabled 1 INTxxx ^{Note 2}) ^{Note 1} 0 INTxxx request disabled INTxxx ^{Note 2}) ^{Note 1} 1 0 INTxxx request disabled INTxxx ^{Note 2}) ^{Note 1} 1 0 INTxxx request disabled INTxxx ^{Note 2}) ^{Note 1} 1 1 INTxxx request disabled INTxxx ^{Note 2}) ^{Note 1} 1
NMI2M Controls non-maskable interrupt request (INTWDT2) from watchdog timer 2 ^{Note} 0 INTWDT2 request enabled 1 INTWDT2 request disabled NMI0M Controls non-maskable interrupt request from NMI pin ^{Note 1} 0 NMI request enabled 1 NMI request disabled 1 NMI request enabled 1 NMI request disabled 1 NMI request disabled 1 NMI request disabled INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
0 INTWDT2 request enabled 1 INTWDT2 request disabled NMI0M Controls non-maskable interrupt request from NMI pin ^{Note 1} 0 NMI request enabled 1 NMI request disabled INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTXx request enabled 1 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
1 INTWDT2 request disabled 1 INTWDT2 request disabled 0 NMI request enabled 1 NMI request disabled 1 INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTxxx request enabled 1 INTxxx request disabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
NMIOM Controls non-maskable interrupt request from NMI pin ^{Note 1} 0 NMI request enabled 1 NMI request disabled INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTxxx request enabled 1 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
0 NMI request enabled 1 NMI request disabled INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
0 NMI request enabled 1 NMI request disabled INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
1 NMI request disabled INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
INTM Controls all non-maskable interrupt requests (INTxx ^{Note 2}) ^{Note 1} 0 INTxxx request enabled 1 INTxxx request disabled STP STP Sets standby mode 0 Normal mode
0 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
0 INTxxx request enabled 1 INTxxx request disabled STP Sets standby mode 0 Normal mode
1 INTxxx request disabled STP Sets standby mode 0 Normal mode
STP Sets standby mode 0 Normal mode
0 Normal mode
0 Normal mode
1 Standby mode ^{Note 3}
 Setting these bits is valid only in the STOP mode. For details, refer to Tables 19-1 to 19-3 Interrupt Sources. Set the STOP or IDLE mode using the PSM bit of the PSMR register.

CHAPTER 22 RESET FUNCTION

22.1 Overview

The following reset functions are available.

- Reset function by RESET pin input
- Reset function by overflow of watchdog timer 1 (WDTRES1)
- Reset function by overflow of watchdog timer 2 (WDTRES2)

If the RESET pin goes high, the reset status is released, and the CPU starts executing the program. Initialize the contents of each register in the program as necessary.

The RESET pin has a noise eliminator that operates by analog delay to prevent malfunction caused by noise.

22.2 Configuration




Figure 22-1. Reset Block Diagram

22.3 Operation

The system is reset, initializing each hardware unit, when a low level is input to the **RESET** pin or if watchdog timer 1 or watchdog timer 2 overflows (WDTRES1 or WDTRES2).

While a low level is being input to the RESET pin, the main clock oscillator stops. Therefore, the overall power consumption of the system can be reduced.

If the RESET pin goes high or if WDTRES1 or WDTRES2 is received, the reset status is released.

If the reset status is released by RESET pin input or WDTRES2, the oscillation stabilization time elapses (reset value of OSTS register: 2¹⁵/fxx) and then the CPU starts program execution.

If the reset status is released by WDTRES1, the oscillation stabilization time is not inserted because the main system clock oscillator does not stop.

Item	During Reset	After Reset		
Main clock oscillator (fx)	Oscillation stops (fx = 0 level).	Oscillation starts		
Subclock oscillator (fxT)	Oscillation can continue without effect from	reset ^{Note} .		
Peripheral clock (fxx to fxx/1024), internal system clock (fcLк), CPU clock (fcPu)	Operation stops	Operation starts. However, operation stops during oscillation stabilization time count.		
Watchdog timer 1 clock (fxw)	Operation stops	Operation starts		
Internal RAM	Undefined if power-on reset occurs or writin loss); otherwise, retains values immediately	0		
I/O lines (ports)	High impedance			
On-chip peripheral I/O registers	Initialized to specified status			
Other on-chip peripheral functions	Operation stops	Operation can be started		

Table 22-1. Hardware Status on RESET Pin Input or Occurrence of WDTRES2

Note The on-chip feedback resistor is "connected" by default (refer to 6.3 (1) Processor clock control register (PCC)).

Table 22-2. Hardware Status on (Occurrence of WDTRES1
----------------------------------	-----------------------

Item	During Reset	After Reset			
Main clock oscillator (fx)	Oscillation continues ^{Note}				
Subclock oscillator (fxT)	Oscillation can continue without effect from	reset ^{Note} .			
Peripheral clock (fxx to fxx/1024), internal system clock (fcLk), CPU clock (fcPu)	Operation stops	Operation starts			
Watchdog timer 1 clock (fxw)	Operation continues				
Internal RAM	Undefined if writing data to RAM and reset conflict (data loss); otherwise, ret values immediately before reset input.				
I/O lines (ports)	High impedance				
On-chip peripheral I/O registers	Initialized to specified status				
Other on-chip peripheral functions	Operation stops	Operation can be started			

Note The on-chip feedback resistor is "connected" by default (refer to 6.3 (1) Processor clock control register (PCC)).





Figure 22-2. Hardware Status on RESET Input


Figure 22-3. Operation on Power Application




CHAPTER 23 REGULATOR

23.1 Overview

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 include a regulator to reduce the power consumption and noise. This regulator supplies a stepped-down V_{DD} power supply voltage to the oscillator block and internal logic circuits (except the A/D converter, D/A converter, and output buffer). The regulator output voltage is set to 3.6 V (TYP.).





23.2 Operation


The regulator stops operating in the following modes (but only when REGC = VDD).

- During RESET input
- In STOP mode
- In sub-IDLE mode

Be sure to connect a capacitor (10 μ F) to the REGC pin to stabilize the regulator output.

A diagram of the regulator pin connections is shown below.





CHAPTER 24 ROM CORRECTION FUNCTION

24.1 Overview

The ROM correction function is used to replace part of the program in the mask ROM with the program of an external RAM or the internal RAM.

By using this function, instruction bugs found in the mask ROM can be corrected at up to four places.




Figure 24-1. Block Diagram of ROM Correction

24.2 Control Registers

24.2.1 Correction address registers 0 to 3 (CORAD0 to CORAD3)

These registers are used to set the first address (correction address) of the instruction to be corrected in the ROM.

The program can be corrected at up to four places because four correction address register n (CORADn) are provided (n = 0 to 3).


The CORADn register can only be read or written in 32-bit units.

If the higher 16 bits of the CORADn register are used as the CORADnH register, and the lower 16 bits as the CORADnL register, these registers can be read or written in 16-bit units.

Because the ROM capacity differs depending on the product, set correction addresses in the following ranges.

μPD703208, 703208Y, 7030212, 703212Y (64 KB):0000000H to 000FFFEHμPD703209, 703209Y, 703213, 703213Y, 703216, 703216Y (96 KB):0000000H to 0017FFEHμPD703210, 703210Y, 703214, 703214Y, 703217, 703217Y (128 KB):0000000H to 001FFFEH

Fix bits 0 and 18 to 31 to 0.



24.2.2 Correction control register (CORCN)

This register disables or enables the correction operation of correction address register n (CORADn) (n = 0 to 3). Each channel can be enabled or disabled by this register.

This register is set by using an 8-bit or 1-bit memory manipulation instruction.

After res	et: 00H	R/W	Address:	FFFFF880	Η			
	7	6	5	4	3	2	1	0
CORCN	0	0	0	0	COREN3	COREN2	COREN1	COREN0
	CORENn		E	nables/disa	bles correct	tion operat	ion	
	0	Disabled						
	1	Enabled						
	Remark	n = 0 to 3	3					

Table 24-1. Correspondence Between CORCN Register Bits and CORADn Registers

CORCN Register Bit	Corresponding CORADn Register
COREN3	CORAD3
COREN2	CORAD2
COREN1	CORAD1
COREN0	CORAD0

24.3 ROM Correction Operation and Program Flow

- <1> If the address to be corrected and the fetch address of the internal ROM match, the fetch code is replaced by the DBTRAP instruction.
- <2> When the DBTRAP instruction is executed, execution branches to address 0000060H.
- <3> Software processing after branching causes the result of ROM correction to be judged (the fetch address and ROM correction operation are confirmed) and execution to branch to the correction software.
- <4> After the correction software has been executed, the return address is set, and return processing is started by the DBRET instruction.

Cautions 1. The software that performs <3> and <4> must be executed in the internal ROM/RAM.

- 2. Develop the program so that the ROM correction function is not used until data has been completely written to the CORCN register that controls ROM correction.
- 3. When setting an address to be corrected to the CORADn register, clear the higher bits to 0 in accordance with the capacity of the internal ROM.
- 4. The ROM correction function cannot be used to correct the data of the internal ROM. It can only be used to correct instruction codes. If ROM correction is used to correct data, that data is replaced with the DBTRAP instruction code.




Figure 24-2. ROM Correction Operation and Program Flow

CHAPTER 25 FLASH MEMORY

The following products are the on-chip flash memory versions of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1.

- V850ES/KF1
 μPD70F3210, 70F3210Y: Products with 128 KB flash memory
- (2) V850ES/KG1
 μPD70F3214, 70F3214Y: Products with 128 KB flash memory
- (3) V850ES/KJ1
 μPD70F3217, 70F3217Y: Products with 128 KB flash memory

When an instruction is fetched from this flash memory, 4 bytes can be accessed with 1 clock, in the same manner as the mask ROM versions.

Data can be written to the flash memory with the flash memory mounted on the target system (on-board). Connect a dedicated flash programmer to the target system to write the flash memory.

The following are the assumed environments and applications of flash memory.

- O Changing software after soldering the V850ES/KF1, V850ES/KG1, or V850ES/KJ1 onto the target system
- O Producing many variations of a product in small quantities by changing the software
- O Adjusting data when mass production is started
- Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version.

25.1 Features

- 4 byte/1 clock access (during instruction fetch access)
- Erasing all areas at once or in area units
- Communication with dedicated flash programmer via serial interface
- Erase/write voltage: VPP = 10.3 V
- On-board programming

25.2 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the V850ES/KF1, V850ES/KG1, or V850ES/KJ1 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the V850ES/KF1, V850ES/KG1, or V850ES/KJ1 is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Table 25-1. Wiring Between µPD70F3210 and 70F3210Y (V850ES/KF1), and PG-FP3

Pin Configuration of Flash Programmer (PG-FP3)		With CSI00-HS		With CSI00		With UART0		
Signal Name	I/O	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	P41/SO00	20	P41/SO00	20	P30/TXD0	22
SO/TxD	Output	Transmit signal	P40/SI00	19	P40/SI00	19	P31/RXD0	23
SCK	Output	Transfer clock	P42/SCK00	21	P42/SCK00	21	Not needed	Not needed
CLK	Output	Clock to V850ES/KF1	X1	12	X1	12	X1	12
			X2 ^{Note}	13	X2 ^{Note}	13	X2 ^{Note}	13
/RESET	Output	Reset signal	RESET	14	RESET	14	RESET	14
VPP	Output	Write voltage	Vpp	8	VPP	8	Vpp	8
HS	Input	Handshake signal for CSI0 + HS communication	PCS1/CS1	48	Not needed	Not needed	Not needed	Not needed
VDD	I/O	VDD voltage generation/voltage monitor	VDD	9	VDD	9	VDD	9
			EVDD	31	EVDD	31	EVDD	31
			AVREFO	1	AVREFO	1	AV _{REF0}	1
GND	-	Ground	Vss	11	Vss	11	Vss	11
			AVss	2	AVss	2	AVss	2
			EVss	30	EVss	30	EVss	30

Note When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

- **★** Cautions 1. Be sure to connect the REGC pin in either of the following ways.
 - Connect to GND via a 10 μ F capacitor
 - Directly connect to VDD
 - 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.




Figure 25-1. Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT, FA-80GK-9EU)

• Directly connect to VDD.

When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by preparing an oscillator on the board.

- Remarks 1. Handle the pins not described above in accordance with the specified handling of unused pins (refer to 2.4 Pin I/O Circuits and Recommended Connection of Unused Pins). When connecting to V_DD via a resistor, use of a resistor of 1 k Ω to 10 k Ω is recommended.

 - 2. This adapter is for 80-pin plastic QFP and 80-pin plastic TQFP (fine pitch) packages.
 - 3. This diagram shows the wiring when using a handshake-supporting CSI.

Pin C	onfiguratior	n of Flash Programmer (PG-FP3)	With CS	6100-HS	With CSI00		With UART0	
Signal Name	I/O	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	P41/SO00	23	P41/SO00	23	P30/TXD0	25
SO/TxD	Output	Transmit signal	P40/SI00	22	P40/SI00	22	P31/RXD0	26
SCK	Output	Transfer clock	P42/SCK00	24	P42/SCK00	24	Not needed	Not needed
CLK	Output	Clock to V850ES/KG1	X1	12	X1	12	X1	12
			X2 ^{Note}	13	X2 ^{Note}	13	X2 ^{Note}	13
/RESET	Output	Reset signal	RESET	14	RESET	14	RESET	14
VPP	Output	Write voltage	Vpp	8	Vpp	8	Vpp	8
HS	Input	Handshake signal for CSI0 + HS communication	PCS1/CS1	60	Not needed	Not needed	Not needed	Not needed
VDD	I/O	VDD voltage generation/voltage monitor	VDD	9	VDD	9	VDD	9
			BVDD	70	BVDD	70	BVDD	70
			EVDD	34	EVDD	34	EVDD	34
			AV _{REF0}	1	AVREFO	1	AVREFO	1
			AV _{REF1}	5	AV _{REF1}	5	AV _{REF1}	5
GND	-	Ground	Vss	11	Vss	11	Vss	11
			AVss	2	AVss	2	AVss	2
			BVss	69	BVss	69	BVss	69
			EVss	33	EVss	33	EVss	33

Table 25-2. Wiring Between μ PD70F3214 and 70F3214Y (V850ES/KG1), and PG-FP3

Note When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

★ Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10 μ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.




Figure 25-2. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU)

Pin C	onfiguratior	n of Flash Programmer (PG-FP3)	With CI	S00-HS	With 0	CS100	With UART0	
Signal Name	I/O	Pin Function	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	P41/SO00	23	P41/SO00	23	P30/TXD0	25
SO/TxD	Output	Transmit signal	P40/SI00	22	P40/SI00	22	P31/RXD0	26
SCK	Output	Transfer clock	P42/SCK00	24	P42/SCK00	24	Not needed	Not needed
CLK	Output	Clock to V850ES/KJ1	X1	12	X1	12	X1	12
			X2 ^{Note}	13	X2 ^{Note}	13	X2 ^{Note}	13
/RESET	Output	Reset signal	RESET	14	RESET	14	RESET	14
VPP	Output	Write voltage	VPP	8	VPP	8	VPP	8
HS	Input	Handshake signal for CSI0 + HS communication	PCS1/CS1	82	Not needed	Not needed	Not needed	Not needed
VDD	I/O	VDD voltage generation/voltage monitor	VDD	9	VDD	9	Vdd	9
			BVDD	104	BVDD	70	BVDD	70
			EVDD	34	EVDD	34	EVDD	34
			AVREFO	1	AVREFO	1	AVREFO	1
			AV _{REF1}	5	AV _{REF1}	5	AV _{REF1}	5
GND	-	Ground	Vss	11	Vss	11	Vss	11
			AVss	2	AVss	2	AVss	2
			BVss	103	BVss	69	BVss	69
			EVss	33	EVss	33	EVss	33

Table 25-3. Wiring Between μ PD70F3217 and 70F3217Y (V850ES/KJ1), and PG-FP3

Note When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

★ Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10 μ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.





Figure 25-3. Wiring Example of V850ES/KJ1 Flash Writing Adapter (FA-144GJ-UEN)

25.3 Programming Environment

The environment required for writing a program to the flash memory of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 is illustrated below.





A host machine that controls the dedicated flash programmer is necessary.


To interface between the flash programmer and the V850ES/KF1, V850ES/KG1, and V850ES/KJ1, UART0 or CSI00 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

25.4 Communication Mode

Communication between the dedicated flash programmer and the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 is established by serial communication via UART0 or CSI00 of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1.

(1) UART0

Transfer rate: 4800 to 76800 bps (LSB first)





(2) CSI00

Transfer rate: 200 kHz to 1 MHz (MSB first)





Figure 25-6. Communication with Dedicated Flash Programmer (CSI00)

(3) CSI communication mode supporting handshake Transfer rate: 200 kHz to 1 MHz (MSB first)





If the PG-FP3 is used as the flash programmer, the PG-PF3 generates the following signal for the V850ES/KF1, V850ES/KG1, and V850ES/KJ1. For details, refer to the **PG-FP3 User's Manual (U13502E)**.

	PG-FP3 V850ES/KF1, V850ES/KG1, V850ES/KJ1				ection
Signal Name	I/O	Pin Function	Pin Name ^{Note 1}	CSI00	UART0
Vpp	Output	Write voltage	VPP	O	O
VDD	I/O	VDD voltage generation/voltage monitor	VDD	O	O
GND	-	Ground	Vss	O	O
CLK	Output	Clock output to V850ES/KF1, V850ES/KG1, or V850ES/KJ1	X1, X2 ^{Note 2}	0	0
RESET	Output	Reset signal	RESET	0	O
SI/RxD	Input	Receive signal	SO00/TXD0	O	O
SO/TxD	Output	Transmit signal	SI00/RXD0	0	O
SCK	Output	Transfer clock	SCK00	O	×
HS (VPP2)	Input	Handshake signal of CSI00+HS communication	PCS1	\triangle	×

Table 25-4. Signals Generated by Dedicated Flash Programmer (PG-FP3)

Notes 1. When the flash memory programming mode is set, the pins not used for flash memory programming are in the same status as immediately after reset, i.e., port mode (input) and high impedance. If the external device connected to each port does not recognize the state immediately after reset, connect the pin to V_{DD} or Vss via a resistor.

2. For off-board writing only: connect the clock output of the flash programmer to X1 and its inverse signal to X2.

Remark \bigcirc : Be sure to connect the pin.

O: The pin does not have to be connected if the signal is generated on the target board.

 \times : The pin does not have to be connected.

 \bigtriangleup : In handshake mode

25.5 Pin Processing

To write the flash memory on-board, connectors that connect the flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, because all the ports go into an output high-impedance state, if the external device does not recognize the output high-impedance state, the pins must be processed as described below.

25.5.1 VPP pin

In the normal operation mode, 0 V is input to the VPP pin. In the flash memory programming mode, a write voltage of 10.3 V is supplied to the VPP pin. An example of connection of the VPP pin is illustrated below.




Figure 25-8. Example of Connection of VPP Pin

25.5.2 Serial interface pins

The pins used by each serial interface are listed below.

Serial Interface	Pins Used
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCS1
UART0	TXD0, RXD0

Table 25-5. Pins Used by Each Serial Interface

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

(1) Signal collision

If the flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.





Figure 25-9. Signal Collision (Input Pin of Serial Interface)

(2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, either isolate the connection with the other device, or ignore the input signal to the other device.






25.5.3 RESET pin

If the reset signal of the flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the flash programmer.





25.5.4 Port pins

When the flash memory programming mode is set, all the port pins, except those used for communication with the flash programmer, go into an output high-impedance state. If this causes a problem in the external device connected to a port due to prohibition of the output high-impedance state (etc.), connect the port to VDD or VSS via a resistor.

25.5.5 Other signal pins

Connect the X1, X2, XT1, XT2, and REGC pins in the same status as in the normal operation mode.

To input the operating clock from the programmer, however, connect the clock out of the programmer to X1, and its inverse signal to X2.

25.5.6 Power supply

Supply power as follows.

 $V_{DD} = EV_{DD}$

Supply the same power as in the normal operation mode to the other power supply pins (AVREF0, AVREF1, AVSS, BVDD, and BVSS).


Caution VDD of the flash programmer has a power monitor function. Be sure to connect VDD and Vss to VDD and GND of the flash programmer.

25.6 Programming Method

25.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.





25.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 in the flash memory programming mode. To set the mode, set the VPP pin and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.




Figure 25-13. Flash Memory Programming Mode

25.6.3 Selecting communication mode

In the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 a communication mode is selected by inputting pulses (up to 16 pulses) to the V_{PP} pin after the flash memory programming mode is entered. These V_{PP} pulses are generated by the flash programmer.

The following table shows the relationship between the number of pulses and communication modes.

Table 25-6. Communication Modes


	VPP Pulse	Communication Mode	Remark
0		CS100	V850ES/KF1, V850ES/KG1, and V850ES/KJ1 operate as slave with MSB first.
3		CSI00 + HS	V850ES/KF1, V850ES/KG1, and V850ES/KJ1 operate as slave with MSB first.
8		UART0	Communication rate: 9600 bps (after reset), LSB first
Othe	r	RFU	Setting prohibited

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the VPP pulse has been received.

25.6.4 Communication commands

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 communicate with the flash programmer by using commands. The commands sent from the flash programmer to the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are called commands, and the commands sent from the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 to the flash programmer are called response commands.





The flash memory control commands of the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are listed in the table below. All these commands are issued from the programmer and the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 perform processing corresponding to the respective commands.

Classification	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory with the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
Blank check	Batch blank check command	Checks the erasure status of the entire memory.
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.
System setting, control	Status read command	Obtains the operation status
	Oscillation frequency setting command	Sets the oscillation frequency
	Erase time setting command	Sets the erase time for batch erase
	Write time setting command	Sets the write time for writing data
	Baud rate setting command	Sets the baud rate when UART is used
	Silicon signature command	Reads the silicon signature information
	Reset command	Escapes from each status

Table 25-7. Flash Memory Control Commands

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 return a response command for the command issued by the dedicated flash programmer. The response commands sent from the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 are listed below.

Table 25-8. Response Commands

Command Name	Function				
ACK (acknowledge)	Acknowledges command/data.				
NAK (not acknowledge)	Acknowledges illegal command/data.				

25.6.5 Resources used

The resources used in the flash memory programming mode are the areas other than addresses 03FFE800H to 03FFEFFFH (2 KB) of the internal RAM, and all the registers. The other areas of the internal RAM retain their data unless the power is turned off. The registers that are initialized by reset are initialized to the default value.

CHAPTER 26 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	Vpp	Flash memory version, Note 1	-0.3 to +10.5	V
	BVDD	$BV_{DD} \leq V_{DD}$	-0.3 to $V_{\text{DD}}+0.3^{\text{Note 2}}$	V
	EVDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD= EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}	$AV_{REF1} \le V_{DD}$ (D/A output mode)	$\begin{array}{c c} & -0.3 \text{ to } +6.5 \\ \hline & -0.3 \text{ to } +10.5 \\ \hline & -0.3 \text{ to } +0.3^{\text{Note 2}} \\ \hline & -0.3 \text{ to } V_{\text{DD}} + 0.3^{\text{Note 2}} \\ \hline & -0.3 \text{ to } +6.5 \\ \hline & -0.3 \text{ to } +6.5 \\ \hline & -0.3 \text{ to } +0.3 \\ \hline & -0.3 \text{ to } \text{EV}_{\text{DD}} + 0.3^{\text{Note 2}} \\ \hline & -0.3 \text{ to } \text{EV}_{\text{DD}} + 0.3^{\text{Note 2}} \\ \hline & -0.3 \text{ to } \text{AV}_{\text{REF1}} + 0.3^{\text{Note 2}} \\ \hline & -0.3 \text{ to } +13^{\text{Note 3}} \\ \hline & -0.3 \text{ to } +10.5 \\ \hline \end{array}$	V
		$AV_{REF1} = AV_{REF0} = V_{DD}$ (port mode)		
	Vss Vss = EVss = BVss = AVss -0.3 to +0.3 AVss Vss = EVss = BVss = AVss -0.3 to +0.3	V		
		Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	Image: second	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915	-0.3 to $EV_{\text{DD}}+0.3^{\text{Note 2}}$	V
	Vı2	PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	-0.3 to $BV_{DD} + 0.3^{Note 2}$	V
	Vıз	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note 2}	V
	V _{I4}	P36, P37, P614, P615	-0.3 to +13 ^{Note 3}	V
	Vıs	X1, X2, XT1, XT2	-0.3 to V _{DD} + 1.0 ^{Note 2}	V
	VI6	Vpp	-0.3 to +10.5	V
Analog input voltage	VIAN	P70 to P715	-0.3 to AVREF0 + 0.3Note 2	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

*

*


Notes 1. Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.

• When supply voltage rises

VPP must exceed VDD 15 μ s or more after VDD has reached the lower-limit value (2.7 V) of the operating voltage range (see a in the figure below).

When supply voltage drops

VDD must be lowered 10 μ s or more after VPP falls below the lower-limit value (2.7 V) of the operating voltage range of VDD (see b in the figure below).



- 2. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
- 3. When pull-up is not specified by a mask option. The same as V₁₁ when pull-up is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	IoL ^{Note}	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	Per pin	20	mA
		P36 to P39, P614, P615		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P60 to P615, P80, P81, P90 to P915	pins: 70 mA	35	
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH7	70 mA	35	mA
Output current, high	IoH ^{Note}	Per pin		-10	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all pins: –60 mA	-30	1
		P50 to P55, P60 to P613, P80, P81, P90 to P915		-30	mA
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins: –60 mA	-30	mA
		PDL0 to PDL15, PDH0 to PDH7	Total of all pins: –70 mA	-30	mA
		P10, P11	Per pin	-10	7
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg	Mask ROM version		-65 to +150	°C
		Flash memory version		-40 to +125	°C

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Note In the V850ES/KF1, the specifications of the total of all pins for IoL and IoH are as follows since BVDD system pins do not exist.

lol	Total of pins: 70 mA	P00 to P06, P30 to P35, P38, P39, P40 to P42	35	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	35	mA
Іон	Total of pins:	P00 to P06, P30 to P35, P40 to P42	-30	mA
	–60 mA	P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	-30	mA

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.
 - 3. The following pins are not provided in the V850ES/KF1.

P10, P11, P36, P37, P60 to P615, P78 to P715, P80, P81, P92 to P95, P910 to P912, PCD0 to PCD3, PCM4, PCM5, PCS2 to PCS7, PCT2, PCT3, PCT5, PCT7, PDH0 to PDH7, AVREF1, BVDD, BVss

In the V850ES/KF1, the specification of V_{12} is the same as that of the V_{11} since the BV_{DD} pin does not exist.

The following pins are not provided in the V850ES/KG1.

P60 to P615, P78 to P715, P80, P81, PCD0 to PCD3, PCM4, PCM5, PCS2 to PCS7, PCT2, PCT3, PCT5, PCT7, PDH6, PDH7

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = BVDD = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fx = 1 MHz	P70 to P715			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
	returned to 0 V	returned to 0 V	P36 to P39, P614, P615			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7


Caution The following pins are not provided in the V850ES/KF1.

P10, P11, P36, P37, P60 to P615, P78 to P715, P80, P81, P92 to P95, P910 to P912, PCD0 to PCD3, PCM4, PCM5, PCS2 to PCS7, PCT2, PCT3, PCT5, PCT7, PDH0 to PDH7, AVREF1, BVDD, BVSS The following pins are not provided in the V850ES/KG1.

Operating Conditions (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclк	$REGC = V_{DD} = 5 \text{ V} \pm 10\%$	8		20	MHz
frequency		In PLL mode (OSC = 2 to 5 MHz)				
		REGC = Capacity, V_{DD} = 4.0 to 5.5 V	8		16	MHz
		In PLL mode (OSC = 2 to 4 MHz)				
		REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz
		REGC = V_{DD} = 2.7 to 5.5 V, operating with subclock		32.768		kHz

Internal System Clock Frequency vs. Supply Voltage



PLL Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	f×		2		5	MHz
Output frequency	f _{xx}		8		20	MHz
Lock time	t PLL	After VDD reaches MIN.:2.7 V			200	μs

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
		Oscillation stabilization time ^{Note 2}	After reset is released		2 ¹⁵ /fx		S
	tol		After STOP mode is released		Note 3		S
Crystal resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
		Oscillation stabilization time ^{Note 2}	After reset is released		2 ¹⁵ /fx		S
	777		After STOP mode is released		Note 3		S
External clock	X1 X2	X1, X2 input frequency (fx)	REGC = V _{DD} Duty = 50% ±5%	2		10	MHz

Main Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, Vss = 0 V)

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the crystal resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.
- Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Manufacturer	Product Name	Туре	Frequency		Recommended Circuit Constant			mended Range
			fxx (MHz)	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.000	47	47	0	2.7	5.5
Co., Ltd.	CSTCC3M00G56-R0	SMD	3.000	47	47	0	2.7	5.5
	CSTCR4M00G55-R0	SMD	4.000	39	39	0	2.7	5.5
	CSTLS4M00G56-B0			47	47	0	2.7	5.5
	CSTCR5M00G55-R0	SMD	5.000	39	39	0	2.7	5.5
	CSTLS5M00G56-B0			47	47	0	2.7	5.5
	CSTCE10M0G52-R0	SMD	10.000	10	10	0	2.7	5.5
	CSTLS10M0G53-B0			15	15	0	2.7	5.5
	CSTCC2M00G56A-R0	SMD	2.000	47	47	0	2.7	5.5
	CSTCC3M00G56A-R0	SMD	3.000	47	47	0	2.7	5.5
	CSTCR4M00G55A-R0	SMD	4.000	39	39	0	2.7	5.5
	CSTCR5M00G55A-R0	SMD	5.000	39	39	0	2.7	5.5
	CSTCE10M0G52A-R0	SMD	10.000	10	10	0	2.7	5.5

***** (i) Murata Manufacturing Co., Ltd.: Ceramic resonator ($T_A = -40$ to +85°C)

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer.

If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850ES/KF1, V850ES/KG1, and V850ES/KJ1 so that the internal operating conditions are within the specifications of the DC and AC characteristics.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}			10		S
External clock	XT1 XT2	XT1 input frequency (fxT) ^{Note 1} Duty = 50% ±5%	REGC = VDD	32		35	kHz

Subclock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Notes 1. Indicates only oscillator characteristics.

- 2. Time required from when VDD reaches oscillation voltage range (MIN.: 2.7 V) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/5)$

Parameter	Symbol	Conditi	ons	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P30 to P55, P60 to P613, P80, P81, F		-5.0	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P35, P40 to P42	EV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P60 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P613, P80, P81, P90 to P915	EV _{DD} = 2.7 to 5.5 V	-15	mA
	Іон2	Per pin for PCD0 to PCD3, PC PCS7, PCT0 to PCT7, PDH0 t	,	-5.0	mA
		Total of PCD0 to PCD3,	EV _{DD} = 4.0 to 5.5 V	-30	mA
		PCM0 to PCM3, PCS0 to PCS7, PCT0 to PCT7	EV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15,	EV _{DD} = 4.0 to 5.5 V	-30	mA
		PDH0 to PDH7	EV _{DD} = 2.7 to 5.5 V	-15	mA
Output current, low	Iol1	Per pin for P00 to P06, P30 to P55, P60 to P613, P80, P81, F		10	mA
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	15	mA
			EV _{DD} = 2.7 to 5.5 V	8	mA
		Per pin for P614, P615	EV _{DD} = 4.0 to 5.5 V	10	mA
			EV _{DD} = 2.7 to 5.5 V	5	mA
		Total of P00 to P06, P30 to P3	7, P40 to P42	30	mA
		Total of P38, P39, P50 to P55, P90 to P915	P60 to P615, P80, P81,	30	mA
	IOL2	Per pin for PCD0 to PCD3, PC PCS7, PCT0 to PCT7, PDH0 t	,	10	mA
		Total of PCD0 to PCD3, PCM0 PCS7, PCT0 to PCT7	to PCM3, PCS0 to	30	mA
		Total of PDL0 to PDL15, PDH	D to PDH7	30	mA

Caution The following pins are not provided in the V850ES/KF1.

P10, P11, P36, P37, P60 to P615, P78 to P715, P80, P81, P92 to P95, P910 to P912, PCD0 to PCD3, PCM4, PCM5, PCS2 to PCS7, PCT2, PCT3, PCT5, PCT7, PDH0 to PDH7, AV_{REF1}, BV_{DD}, BV_{SS} The following pins are not provided in the V850ES/KG1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (2/5)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	VIH2	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
VIH4		P70 to P715	0.7AVREF0		AV _{REF0}	V
	VIH5	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37, P614, P615 0.7EVDD			12 ^{Note 5}	V
	VIH7	X1, X2, XT1, XT2	EV _{DD} -0.5		EVDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EVDD	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P715	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	V
	VIL6	P36, P37, P614, P615	EVss		0.3EVDD	V
	VIL7	X1, X2, XT1, XT2	EVss		0.4	V

Notes 1. P00, P01, P30, P41, P60 to P65, P67, P611, P98, P911 and their alternate-function pins.

2. RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P66, P68 to P610, P612, P613, P80, P81, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCD0 to PCD3, PCM0 to PCM3, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7 and their alternate-function pins.
- 4. When used as port pins, set AVREF1 = AVREF0 = VDD.
- 5. When pull-up is not specified by a mask option. EVDD when pull-up is specified.

Caution The following pins are not provided in the V850ES/KF1.

P10, P11, P36, P37, P60 to P615, P78 to P715, P80, P81, P92 to P95, P910 to P912, PCD0 to PCD3, PCM4, PCM5, PCS2 to PCS7, PCT2, PCT3, PCT5, PCT7, PDH0 to PDH7, AV_{REF1}, BV_{DD}, BV_{SS} The following pins are not provided in the V850ES/KG1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (3/5)$

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	Note 1	Iон = -2.0 mA, EV _{DD} = 4.0 to 5.5 V	EV _{DD} -1.0		EVDD	V
		Note 2	Iон = -0.1 mA, EV _{DD} = 2.7 to 5.5 V	EV _{DD} -0.5		EVdd	V
	Vон2	Note 3	Iон = -2.0 mA, EV _{DD} = 4.0 to 5.5 V	BV _{DD} -1.0		BVdd	V
		Note 4	Iон = -0.1 mA, EVpd = 2.7 to 5.5 V	BV _{DD} -0.5		BVdd	V
	Vонз	P10, P11 ^{Note 5}	Iон = -0.2 mA	Aref1 - 1.0		AV _{REF1}	V
			Iон = -0.1 mA	Aref1 - 0.5		AV _{REF1}	V
Output voltage, low	Vol1	Note 6	IoL = 2.0 mA ^{Note 7}	0		0.8	V
	Vol2	Note 8	$I_{OL} = 2.0 \text{ mA}^{Note 7}$	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	lo∟ = 2 mA	0		0.8	V
	Vol4	P36 to P39	Io∟ = 15 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 8 mA, EV _{DD} = 3.0 to 5.5 V	0		1.0	V
			Io∟ = 5 mA, EV _{DD} = 2.7 to 5.5 V	0		1.0	V
	Vol5	P614, P615	Io∟ = 10 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 5 mA, EV _{DD} = 2.7 to 5.5 V	0		1.0	V

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -30$ mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: $I_{OH} = -30$ mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -15$ mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: $I_{OH} = -15$ mA.
- **3.** Total of PCD0 to PCD3, PCM0 to PCM3, PCS0 to PCS7, PCT0 to PCT7: $I_{OH} = -30$ mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -30$ mA.
- **4.** Total of PCD0 to PCD3, PCM0 to PCM3, PCS0 to PCS7, PCT0 to PCT7: $I_{OH} = -15$ mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -15$ mA.
- **5.** When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 6. Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: Io_L = 30 mA, total of P38 to P39, P50 to P55, P60 to P615, P80, P81, P90 to P915 and their alternate-function pins: Io_L = 30 mA.
- **7.** Refer to IOL1 for IOL of P36 to P39, P614, and P615.
- **8.** Total of PCD0 to PCD3, PCM0 to PCM3, PCS0 to PCS7, PCT0 to PCT7 and their alternate-function pins:Io_L = 30 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: Io_L = 30 mA.

Caution The following pins are not provided in the V850ES/KF1.

P10, P11, P36, P37, P60 to P615, P78 to P715, P80, P81, P92 to P95, P910 to P912, PCD0 to PCD3, PCM4, PCM5, PCS2 to PCS7, PCT2, PCT3, PCT5, PCT7, PDH0 to PDH7, AV_{REF1}, BV_{DD}, BV_{SS} The following pins are not provided in the V850ES/KG1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (4/5)$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ілн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	$V_{\text{IN}} = 0 \ V$				-3.0	μA
Output leakage current, high	Ігон	$V_{O} = V_{DD}$				3.0	μA
Output leakage current, low	ILOL	Vo = 0 V				-3.0	μA
Supply current ^{Note} (flash memory version)	Idd1	Normal operation	fxx = 20 MHz (OSC = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		43	60	mA
			fxx = 16 MHz (OSC = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		27	40	mA
			$\label{eq:rescaled} \begin{array}{l} f_{XX} = 10 \mbox{ MHz} \mbox{ (OSC} = 10 \mbox{ MHz}) \\ \mbox{REGC} = V_{DD} = 3 \mbox{ V} \pm 10\% \end{array}$		14	29	mA
	Idd2	HALT mode	fxx = 20 MHz (OSC = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		18	28	mA
			fxx = 16 MHz (OSC = 4 MHz) (in PLL mode) REGC = Capacity VDD = 5 V $\pm 10\%$		11	20	mA
			$\label{eq:rescaled} \begin{array}{l} f_{XX} = 10 \; \text{MHz} \; (\text{OSC} = 10 \; \text{MHz}) \\ \text{REGC} = V_{\text{DD}} = 3 \; \text{V} \pm 10\% \end{array}$		6	11	mA
	Іодз	IDLE mode	OSC = 5 MHz (when PLL mode off) REGC = V _{DD} = 5 V ±10%		1200	2000	μA
			OSC = 4 MHz (when PLL mode off) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		900	1600	μA
			OSC = 10 MHz (when PLL mode off) REGC = V _{DD} = 3 V ±10%		900	1600	μA
	IDD4	Subclock operating mode	fxt = 32.768 kHz		190	320	μA
	Idd5	Subclock IDLE mode	fxт = 32.768 kHz		15	60	μΑ
	Idd6	STOP mode			0.1	30	μA
Pull-up resistor	R∟	$V_{\text{IN}} = 0 \ V$		10	30	100	kΩ

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (5/5)$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{№te} (mask ROM version)	IDD1	Normal operation	fxx = 20 MHz (OSC = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		30	45	mA
			fxx = 16 MHz (OSC = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		18	30	mA
			fxx = 10 MHz (OSC = 10 MHz) REGC = V _{DD} = 3 V ±10%		9	18	mA
	IDD2	HALT mode	fxx = 20 MHz (OSC = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		17	25	mA
		$f_{XX} = 16 \text{ MHz} (OSC = 4 \text{ MHz})$ (in PLL mode) REGC = Capacity $V_{DD} = 5 \text{ V} \pm 10\%$		10	18	mA	
		fxx = 10 MHz (OSC = 10 MHz) REGC = V _{DD} = 3 V ±10%		5	10	mA	
	Idd3	IDLE mode	OSC = 5 MHz (when PLL mode off) REGC = V_{DD} = 5 V ±10%		900	1400	μA
			OSC = 4 MHz (when PLL mode off) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		600	1000	μA
			OSC = 10 MHz (when PLL mode off) REGC = V _{DD} = 3 V ±10%		600	1000	μA
	IDD4	Subclock operating mode	fx⊤ = 32.768 kHz		70	160	μA
	Idd5	Subclock IDLEmode	fxт = 32.768 kHz		15	60	μA
	IDD6	STOP mode			0.1	30	μA
Pull-up resistance	R∟	$V_{IN} = 0 V$		10	30	100	kΩ

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Data Retention Characteristics


STOP Mode ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	t DREL		0			μs


*

×


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Test Input Measurement Points (VDD, AVDD, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




CLKOUT Output Timing

$(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le BV_{DD} \le V_{DD}, 2.7 \text{ V} \le AV_{REF1} \le V_{DD}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF}$

Parameter	Syml	ool	Conditions	MIN.	MAX.	Unit
Output cycle	tсук	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсук/2 – 26		ns
Low-level width	twĸ∟	<3>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсук/2 – 26		ns
Rise time	t KR	<4>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns
Fall time	tкғ	<5>	V _{DD} = 4.0 to 5.5 V		17	ns
			VDD = 2.7 to 5.5 V		26	ns

Clock Timing



Bus Timing

(1) In multiplex bus mode

(a) CLKOUT asynchronous: In multiplex bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB \downarrow)	t sast	<11>		0.5T – 23		ns
Address hold time (from ASTB \downarrow)	t HSTA	<12>		0.5T – 15		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t frda	<13>			16	ns
Data input setup time from address	t SAID	<14>			(2 + n)T - 40	ns
Data input setup time from $\overline{\mathrm{RD}}\downarrow$	tsrid	<15>			(1 + n)T – 25	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}}$, $\overline{\text{WRm}}\downarrow$	t dstrdwr	<16>		0.5T – 20		ns
Data input hold time (from \overline{RD})	thrdid	<17>		0		ns
Address output time from \overline{RD}	t drda	<18>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	t DRDWRST	<19>		0.5T – 10		ns
Delay time from $\overline{\mathrm{RD}}$ to ASTB	t drdst	<20>		(1.5 + i)T – 10		ns
RD, WRm low-level width	twrdwrl	<21>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<22>		T – 25		ns
Data output time from $\overline{\text{WRm}}\downarrow$	t dwrod	<23>			20	ns
Data output setup time (to WRm [↑])	tsodwr	<24>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<25>		T – 15		ns
WAIT setup time (to address)	tsawt1	<26>	n ≥ 1		1.5T – 45	ns
	tsawt2	<27>			(1.5 + n)T – 45	ns
WAIT hold time (from address)	thawt1	<28>	n ≥ 1	(0.5 + n)T		ns
	thawt2	<29>		(1.5 + n)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB \downarrow)	tsstwt1	<30>	n ≥ 1		T – 32	ns
	tsstwt2	<31>			(1 + n)T – 32	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<32>	n ≥ 1	nT		ns
	tHSTWT2	<33>		(1 + n)T		ns
HLDRQ high-level width	twнqн	<34>		T + 10		ns
HLDAK low-level width	twhal	<35>		T – 15		ns
Delay time from HLDAK↑ to bus output	t dhac	<36>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<37>			(2n + 7.5)T + 40	ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	tdhqha2	<38>		0.5T	1.5T + 40	ns

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

- **2.** n: Number of wait clocks inserted in the bus cycle.
 - The sampling timing changes when a programmable wait is inserted.
- **3.** m = 0, 1
- 4. i: Number of idle states inserted after a read cycle (0 or 1).
- The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symbo	bl	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB \downarrow)	t sast	<11>		0.5T – 42		ns
Address hold time (from ASTB \downarrow)	t HSTA	<12>		0.5T – 30		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t frda	<13>			32	ns
Data input setup time from address	t SAID	<14>			(2 + n)T - 72	ns
Data input setup time from $\overline{\text{RD}}\downarrow$	tsrid	<15>			(1 + n)T - 40	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	t dstrdwr	<16>		0.5T – 35		ns
Data input hold time (from $\overline{\text{RD}}$)	thrdid	<17>		0		ns
Address output time from $\overline{\mathrm{RD}}$	t drda	<18>		(1 + i)T – 32		ns
Delay time from RD, WRm↑ to ASTB↑	t drdwrst	<19>		0.5T – 20		ns
Delay time from $\overline{\mathrm{RD}}$ to ASTB	t drdst	<20>		(1.5 + i)T – 20		ns
RD, WRm low-level width	twrdwrl	<21>		(1 + n)T – 20		ns
ASTB high-level width	twsтн	<22>		T–50		ns
Data output time from $\overline{\text{WRm}}\downarrow$	t dwrod	<23>			35	ns
Data output setup time (to $\overline{\text{WRm}}$)	tsodwr	<24>		(1 + n)T – 40		ns
Data output hold time (from $\overline{\text{WRm}}$)	thwrod	<25>		T – 30		ns
WAIT setup time (to address)	tsawt1	<26>	n ≥ 1		1.5T – 80	ns
	tsawt2	<27>			(1.5 + n)T – 80	ns
WAIT hold time (from address)	thawt1	<28>	n ≥ 1	(0.5 + n)T		ns
	thawt2	<29>		(1.5 + n)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<30>	n ≥ 1		T – 60	ns
	tsstwt2	<31>			(1 + n)T - 60	ns
$\overline{\text{WAIT}}$ hold time (from ASTB \downarrow)	tHSTWT1	<32>	n ≥ 1	nT		ns
	tHSTWT2	<33>		(1 + n)T		ns
HLDRQ high-level width	twнqн	<34>		T + 10		ns
HLDAK low-level width	twhal	<35>		T – 15		ns
Delay time from HLDAK↑ to bus output	t dhac	<36>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<37>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<38>		0.5T	1.5T + 70	ns

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 10^{\circ}\text{C}$
BVss = AVss = 0 V, CL = 50 pF) (2/2)

*

Caution Set the following in accordance with the usage conditions of the CPU operation clock frequency (n = 0 to 3).

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (ASWn bit = 1).

62.5 ns < 1/fcpu < 70 ns
 Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

- **3.** m = 0, 1
- 4. i: Number of idle states inserted after a read cycle (0 or 1).
- The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

(b) CLKOUT synchronous: In multiplex bus mode

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	tdka	<39>		0	19	ns
Delay time from CLKOUT [↑] to address float	tfka	<40>		0	14	ns
Delay time from CLKOUT↓ to ASTB	t dkst	<41>		0	23	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<42>		-22	0	ns
Data input setup time (to CLKOUT \uparrow)	t sidk	<43>		15		ns
Data input hold time (from CLKOUT↑)	tнкір	<44>		0		ns
Data output delay time from CLKOUT \uparrow	tdкор	<45>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<46>		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<47>		0		ns
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT \downarrow)	tsнак	<48>		15		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT \downarrow)	tнкнq	<49>		0		ns
Delay time from CLKOUT↑ to bus float	t DKF	<50>			20	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<51>			20	ns

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, 4.0 V \leq BVDD \leq VDD, 4.0 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF) (1/2)

Remarks 1. m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(TA = -40 \text{ to } +85^{\circ}\text{C}, \text{VDD} = \text{EVDD} = \text{AVREF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BVDD} \le \text{VDD}, 2.7 \text{ V} \le \text{AVREF1} \le \text{VDD}, \text{Vss} = \text{EVss} = 1000 \text{ s}^{-1}\text{C}$
BVss = AVss = 0 V, CL = 50 pF) (2/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT [↑] to address	t dka	<39>		0	19	ns
Delay time from CLKOUT [↑] to address	tfka	<40>		0	18	ns
float						
Delay time from CLKOUT \downarrow to ASTB	t dkst	<41>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<42>		-22	0	ns
Data input setup time (to CLKOUT [↑])	t sidk	<43>		30		ns
Data input hold time (from CLKOUT [↑])	tнкір	<44>		0		ns
Data output delay time from CLKOUT [↑]	t dkod	<45>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<46>		25		ns
\overline{WAIT} hold time (from CLKOUT \downarrow)	tнкwт	<47>		0		ns
\overline{HLDRQ} setup time (to CLKOUT \downarrow)	tsнак	<48>		25		ns
\overline{HLDRQ} hold time (from CLKOUT \downarrow)	tнкнq	<49>		0		ns
Delay time from CLKOUT [↑] to bus float	t dkf	<50>			40	ns
Delay time from CLKOUT↑ to HLDAK	tdkha	<51>			40	ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.




Read Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait): In Multiplex Bus Mode



Write Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait): In Multiplex Bus Mode

Bus Hold: In Multiplex Bus Mode



(2) In separate bus mode

(a) Read cycle (CLKOUT asynchronous): In separate bus mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, 4.0 V \leq BVDD \leq VDD, 4.0 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF) (1/2)

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	tsard	<52>		0.5T – 50		ns
Address hold time (from $\overline{RD}\uparrow$)	thard	<53>		-13		ns
RD low-level width	twrdl	<54>		(1.5 + n)T - 15		ns
Data setup time (to $\overline{RD}\uparrow$)	tsisd	<55>		30		ns
Data hold time (from $\overline{RD}\uparrow$)	thisd	<56>		0		ns
Data setup time (to address)	tsaid	<57>			(2 + n)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<58>			0.5T – 32	ns
	tsrdwt2	<59>			(0.5 + n)T - 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<60>		0.5T		ns
	thrdwt2	<61>		(0.5 + n)T		ns
WAIT setup time (to address)	tsawt1	<62>			T – 65	ns
	tsawt2	<63>			(1 + n)T – 65	ns
WAIT hold time (from address)	thawt1	<64>		Т		ns
	thawt2	<65>		(1 + n)T		ns

Cautions 1. The separate bus mode is not supported in the V850ES/KF1.

2. Set the following in accordance with the usage conditions of the CPU operation clock frequency (n = 0 to 3).

1/fcpu < 100 ns

Set an address setup wait (ASWn bit = 1).

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

- n: Number of wait clocks inserted in the bus cycle.
 The sampling timing changes when a programmable wait is inserted.
- 3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

*

Parameter	Symb	lool	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	tsard	<52>		0.5T – 100		ns
Address hold time (from \overline{RD}^{\uparrow})	thard	<53>		-26		ns
RD low-level width	twrdl	<54>		(1.5 + n)T - 30		ns
Data setup time (to \overline{RD})	tsisd	<55>		60		ns
Data hold time (from $\overline{RD}\uparrow$)	thisd	<56>		0		ns
Data setup time (to address)	t SAID	<57>			(2 + n)T – 120	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<58>			0.5T – 50	ns
	tsrdwt2	<59>			(0.5 + n)T - 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<60>		0.5T		ns
	thrdwt2	<61>		(0.5 + n)T		ns
WAIT setup time (to address)	tsawt1	<62>			T – 130	ns
	tsawt2	<63>			(1 + n)T – 130	ns
WAIT hold time (from address)	thawt1	<64>		т		ns
	thawt2	<65>		(1 + n)T		ns

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF) (2/2)

Cautions 1. The separate bus mode is not supported in the V850ES/KF1.

2. Set the following in accordance with the usage conditions of the CPU operation clock frequency (n = 0 to 3).

1/fcPU < 200 ns
 Set an address setup wait (ASWn bit = 1).

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

(b) Read cycle (CLKOUT synchronous): In separate bus mode

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<66>		0	35	ns
Data input setup time (to CLKOUT↑)	t sisdk	<67>		15		ns
Data input hold time (from CLKOUT \uparrow)	t HKISD	<68>		0		ns
Delay time from CLKOUT $\downarrow\uparrow$ to RD	t dksr	<69>		0	6	ns
WAIT setup time (to CLKOUT↑)	tswтк	<70>		20		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<71>		0		ns

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, 4.0 V \leq BVDD \leq VDD, 4.0 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF) (1/2)

Caution The separate bus mode is not supported in the V850ES/KF1.

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF) (2/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<66>		0	65	ns
Data input setup time (to CLKOUT↑)	t sisdk	<67>		30		ns
Data input hold time (from CLKOUT [↑])	t hkisd	<68>		0		ns
Delay time from CLKOUT↓↑ to RD	t dksr	<69>		0	10	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<70>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<71>		0		ns

Caution The separate bus mode is not supported in the V850ES/KF1.

(c) Write cycle (CLKOUT asynchronous): In separate bus mode

Parameter	Symb	ool	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	tsaw	<72>		T – 60		ns
Address hold time (from $\overline{\text{WRm}}$)	thaw	<73>		0.5T – 10		ns
WRm low-level width	twwĸ∟	<74>		(0.5 + n)T - 10		ns
Data output time from $\overline{\text{WRm}}\downarrow$	toosow	<75>		-5		ns
Data setup time (to \overline{WRm})	tsosdw	<76>		(0.5 + n)T - 20		ns
Data hold time (from $\overline{\text{WRm}}$)	thosdw	<77>		0.5T – 20		ns
Data setup time (to address)	t saod	<78>		T – 30		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwt1	<79>		30		ns
	tswrwt2	<80>		nT – 30		ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwt1	<81>		0		ns
	thwrwt2	<82>		nT		ns
WAIT setup time (to address)	tsawt1	<83>			T – 45	ns
	tsawt2	<84>			(1 + n)T – 45	ns
WAIT hold time (from address)	thawt1	<85>		Т		ns
	thawt2	<86>		(1 + n)T		ns

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, 4.0 V \leq BVDD \leq VDD, 4.0 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF) (1/2)

Cautions 1. The separate bus mode is not supported in the V850ES/KF1.

- 2. Set the following in accordance with the usage conditions of the CPU operation clock frequency (n = 0 to 3).
 - 1/fcpu < 60 ns

Set an address setup wait (ASWn bit = 1).

Remarks 1. m = 0, 1

×

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3**. n: Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	tsaw	<72>		T – 100		ns
Address hold time (from WRm↑)	tнаw	<73>		0.5T – 10		ns
WRm low-level width	twwĸ∟	<74>		(0.5 + n)T - 10		ns
Data output time from $\overline{\text{WRm}} \downarrow$	toosow	<75>		-5		ns
Data setup time (to WRm↑)	tsosow	<76>		(0.5 + n)T - 35		ns
Data hold time (from $\overline{\text{WRm}}$)	thosdw	<77>		0.5T – 35		ns
Data setup time (to address)	t saod	<78>		T – 55		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwr1	<79>		50		ns
	tswrwt2	<80>		nT – 50		ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwt1	<81>		0		ns
	thwrwt2	<82>		nT		ns
WAIT setup time (to address)	tsawt1	<83>			T – 100	ns
	tsawt2	<84>			(1 + n)T - 100	ns
WAIT hold time (from address)	thawt1	<85>		Т		ns
	thawt2	<86>		(1 + n)T		ns

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF) (2/2)

Cautions 1. The separate bus mode is not supported in the V850ES/KF1.

*

2. Set the following in accordance with the usage conditions of the CPU operation clock frequency (n = 0 to 3).

• 1/fcpu < 100 ns

Set an address setup wait (ASWn bit = 1).

Remarks 1. m = 0, 1

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- 3. n: Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

(d) Write cycle (CLKOUT synchronous): In separate bus mode

$(TA = -40 \text{ to } +85^{\circ}\text{C}, \text{ VDD} = \text{EVDD} = \text{AVREF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BVDD} \le \text{VDD}, 4.0 \text{ V} \le \text{AVREF1} \le \text{VDD}, \text{Vss} = \text{EVss} = \text{BVss} = \text{AVss} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<87>		0	35	ns
Data output delay time from CLKOUT↑	t dksd	<88>		0	10	ns
Delay time from CLKOUT $\uparrow\downarrow$ to WRm	t _{DKSW}	<89>		0	10	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<90>		20		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<91>		0		ns

Caution The separate bus mode is not supported in the V850ES/KF1.

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF) (2/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<87>		0	65	ns
Data output delay time from CLKOUT [↑]	t dksd	<88>		0	15	ns
Delay time from CLKOUT↑↓ to WRm	t DKSW	<89>		0	15	ns
WAIT setup time (to CLKOUT [↑])	t swтк	<90>		40		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<91>		0		ns

Caution The separate bus mode is not supported in the V850ES/KF1.

Remarks 1. m = 0, 1









Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode

Write Cycle (CLKOUT Asynchronous, 1 Wait): In Separate Bus Mode





Write Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode


★ Basic Operation

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
RESET low-level width	twrsl1	<93>	Reset in power-on status	2		ns
	twrsl2	<94>	Power-on-reset when REGC = VDD	2		μs
			Power-on-reset when REGC = Capacity	10		μs
NMI high-level width	twniн	<95>	Analog noise elimination	1		μs
NMI low-level width	twnil	<96>	Analog noise elimination	1		μs
INTPn high-level width	twiтн	<97>	n = 0 to 6 (analog noise elimination)	1		μs
INTPn low-level width	twi⊤∟	<98>	n = 0 to 6 (analog noise elimination)	1		μs

Remark T = 1/fxx

Reset



Interrupt



Timer Timing

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	$REGC = V_{DD} = 5 \text{ V} \pm 10\%$	$2/fsam + 0.1^{Note}$		ns
					ns
TI0n low-level width	t⊤ıo∟	REGC = Capacity, V_{DD} = 4.0 to 5.5 V,	$2/fsam + 0.2^{Note}$		ns
		$REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$			ns
TI50 high-level width	tтısн	$REGC = V_{DD} = 5 \text{ V} \pm 10\%$	50		ns
TI51 low-level width	t⊤ıs∟	$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns

Note fsam = Timer count clock

However, $f_{sam} = fxx/4$ when the TIOn valid edge is selected as the timer count clock.

UART Timing

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				31.25	kbps
ASCK0 cycle time		$REGC = V_{DD} = 5 \text{ V} \pm 10\%$	12		MHz
		$\begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	6		MHz

CSI0 Timing

(1) Master mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V_{DD} = 4.0 to 5.5 V	200		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	400		ns
SCK0n high-/low-level width	tкн1, tк∟1	<100>		tксү1/2 — 30		ns
SI0n setup time (to $\overline{SCK0n}^{\uparrow}$)	tsik1	<101>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	50		ns
SI0n hold time (from SCK0n↑)	tksi1	<102>	REGC = V _{DD} = 5 V ±10%	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	50		ns
Delay time from $\overline{\text{SCK0n}}\downarrow$ to SO0n	tkso1	<103>	REGC = V_{DD} = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ REGC = V_{DD} = 2.7 \ \text{to} \ 5.5 \ V \end{array}$		60	ns


Remark n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)

(2) Slave mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t ксү2	<99>	REGC = V_{DD} = 4.0 to 5.5 V	200		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	90		ns
SI0n setup time (to SCK0n↑)	tsik2	<101>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{split}$	60		ns
SI0n hold time (from SCK0n↑)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	60		ns
Delay time from $\overline{\text{SCK0n}}\downarrow$ to SO0n	tĸso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		100	ns

Remark n = 0, 1 (V850ES/KF1, V850ES/KG1), n = 0 to 2 (V850ES/KJ1)



CSIA Timing

(1) Master mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = V_{DD} = 4.0 to 5.5 V	600		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{split}$	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsıкз	<101>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{aligned}$	60		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tksis	<102>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \ \text{V}_{\text{DD}} = 4.0 \ \text{to} \ 5.5 \ \text{V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \ \text{to} \ 5.5 \ \text{V} \end{aligned}$	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$		60	ns

Remark n = 0 (V850ES/KF1), n = 0, 1 (V850ES/KG1, V850ES/KJ1)

(2) Slave mode


(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tkCY4	<99>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	840		ns
			$\label{eq:REGC} \begin{split} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{split}$	1700		ns
SCKAn high-/low-level width	tкн4, tкL4	<100>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsik4	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tksi4	<102>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			$\begin{aligned} \text{REGC} &= \text{Capacity}, \text{V}_{\text{DD}} = 4.0 \text{ to } 5.5 \text{ V}, \\ \text{REGC} &= \text{V}_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V} \end{aligned}$	100		ns
Delay time from $\overline{\text{SCKAn}}\downarrow$ to SOAn output	tĸso4	<103>	REGC = V _{DD} = 4.0 to 5.5 V		tcr× 2 + 30 ^{Note}	ns
			$\label{eq:REGC} \begin{array}{l} REGC = Capacity, \ V_{DD} = 4.0 \ \text{to} \ 5.5 \ V, \\ \\ REGC = V_{DD} = 2.7 \ \text{to} \ 5.5 \ V \end{array}$		tcr× 2 + 60 ^{Note}	ns

Note tcy: Internal clock output cycle

fxx (CKSAn1 = 0, CKSAn0 = 0), fxx/2 (CKSAn1 = 0, CKSAn0 = 1) fxx/2² (CKSAn1 = 1, CKSAn0 = 0), fxx/2³ (CKSAn1 = 1, CKSAn0 = 1)

Remark n = 0 (V850ES/KF1), n = 0, 1 (V850ES/KG1, V850ES/KJ1)



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)


Parameter SCLn clock frequency		Symbol fclk		Norm	al Mode	High-Speed Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
				0	100	0	400	kHz
Bus free time		t BUF	<104>	4.7	-	1.3	_	μs
(Between start	and stop conditions)							
Hold time ^{Note 1}		thd:sta	<105>	4.0	-	0.6	-	μs
SCLn clock low	-level width	t∟ow	<106>	4.7	-	1.3	-	μs
SCLn clock hig	h-level width	tніgн	<107>	4.0	-	0.6	-	μs
Setup time for s conditions	start/restart	tsu:sta	<108>	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	-	_	_	μs
	I ² C mode			0 ^{Note 2}	-	0 ^{Note 2}	0.9 ^{Note 3}	μs
Data setup time	9	tsu:dat	<110>	250	-	100 ^{Note 4}	-	ns
SDAn and SCL	n signal rise time	tR	<111>	_	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDAn and SCL	n signal fall time	t⊧	<112>	_	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition setup time		tsu:sto	<113>	4.0	-	0.6	_	μs
Pulse width of s	spike suppressed by	tsp	<114>	-	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		_	400	_	400	pF

 $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le BV_{DD} \le V_{DD}, 2.7 \text{ V} \le AV_{REF1} \le V_{DD}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF}$

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDAn signal (at V_{IHmin} of SCLn signal) in order to occupy the undefined area at the falling edge of SCLn.
- **3.** If the system does not extend the SCLn signal low hold time (tLOW), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l²C bus can be used in the normal-mode l²C bus system. In this case, set the high-speed mode l²C bus so that it meets the following conditions.
 - If the system does not extend the SCLn signal's low state hold time: tsu:DAT ≥ 250 ns
 - If the system extends the SCLn signal's low state hold time: Transmit the following data bit to the SDAn line prior to the SCLn line release (t_{Rmax.} + t_{SU:DAT} = 1000 + 250 = 1250 ns: Normal mode l²C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)

Remark n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

A/D Converter

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	t CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		100	μs
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		100	μs
Zero-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Full-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Non-linearity error ^{Note 2}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±4.5	LSB
Differential linearity		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±1.5	LSB
error ^{Note 2}		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREFO current	IA REF0	When using A/D converter		1.0	2.0	mA
		When not using A/D converter		1.0	10	μΑ

Notes 1. Excluding quantization error (±0.05%FSR).

2. Excluding quantization error (±0.5LSB).

Remark LSB: Least Significant Bit

FSR: Full Scale Range

D/A Converter (V850ES/KG1, V850ES/KJ1 only)

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load conditi	Load condition = 2 $M\Omega$			1.2	%FSR
		Load conditi	Load condition = 4 M Ω			0.8	%FSR
		Load conditi	Load condition = 10 $M\Omega$			0.6	%FSR
Settling time ^{Notes 1, 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μs
			V _{DD} = 2.7 to 4.5 V			15	μs
Output resistance ^{Note 3}	Vo	Output data	Output data 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A conversion			1.5	3.0	mA
		When D/A c	onversion stopped		1.0	10	μA

Notes 1. Excluding quantization error (±0.2%FSR).

- 2. R and C are the D/A converter output pin load resistance.
- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter

Flash Memory Programming Characteristics

 $(T_{A} = +10 \text{ to } +40^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

(1) Basic characteristics

*

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation frequency			2		10	MHz
VPP supply voltage	VPP2	During flash memory programming	9.7	10.0	10.3	V
VDD supply current	IDD	When $V_{PP} = V_{PP2}$, fxx = 10 MHz, $V_{DD} = 5.5 V$			60	mA
VPP supply current	Ірр	When VPP = VPP2			100	mA
Step erase time	ter	Note 1	0.196	0.2	0.204	s
Overall erase time	tera	When step erase time = 0.2 s, Note 2			20	s/area
Writeback time	twв	Note 3	4.9	5.0	5.1	ms
Number of writebacks	Сwв	When writeback time = 1 ms, Note 4			100	Times
Number of erases/writebacks	CERWB				16	Times
Step write time	twn	Note 5	49	50	51	μs
Overall write time per word	twrw	When step write time = 50 μ s (1 word = 4 byte), Note 6	49		510	μ s/word
Number of rewrites per area	Cerwr	1 erase + 1 write after erase = 1 rewrite, Note 7		20		Count/area

Notes 1. The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time prior to erasure and the erase verify time (writeback time) are not included.
- 3. The recommended setting value of the writeback time is 5.0 ms.
- 4. Writeback is executed once by the issuance of the writeback command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 50 μ s.
- 6. 100 μ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".


Example (P: Write, E: Erase)

Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites


(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from $V_{\text{DD}} $ to $V_{\text{PP}} $	t DPRSR		15			μs
Setup time from VPP \uparrow to RESET \uparrow	t PSRRF		10			μs
Count start time from RESET \uparrow to V_{PPH}	t RFOF		2			μs
Count complete time	t COUNT				20	ms
VPP counter high-/low-level width	tcн/tc∟		8			μs
VPP pulse low-level input voltage	VPPL		0.8VDD		1.2VDD	V
VPP pulse high-level input voltage	VPPH		9.7	10.0	10.3	V

Flash Write Mode Setting Timing



80-PIN PLASTIC QFP (14x14)




NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	17.20±0.20
В	14.00±0.20
С	14.00 ± 0.20
D	17.20±0.20
F	0.825
G	0.825
Н	0.32±0.06
I	0.13
J	0.65 (T.P.)
K	1.60±0.20
L	0.80±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
Ν	0.10
Р	1.40±0.10
Q	0.125±0.075
R	$3^{\circ+7^{\circ}}_{-3^{\circ}}$
S	1.70 MAX.
	P80GC-65-8BT-1

80-PIN PLASTIC TQFP (FINE PITCH) (12x12)




NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	14.0±0.2
В	12.0±0.2
С	12.0±0.2
D	14.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
ĸ	1.0±0.2
L	0.5
М	0.145±0.05
Ν	0.08
Р	1.0
Q	0.1±0.05
R	$3^{\circ + 4^{\circ}}_{-3^{\circ}}$
S	1.1±0.1
Т	0.25
U	0.6±0.15
	P80GK-50-9EU-1

S

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)






Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS				
Α	16.00±0.20				
В	14.00±0.20				
С	14.00±0.20				
D	16.00±0.20				
F	1.00				
G	1.00				
н	$0.22\substack{+0.05\\-0.04}$				
I	0.08				
J	0.50 (T.P.)				
К	1.00±0.20				
L	0.50±0.20				
М	$0.17\substack{+0.03 \\ -0.07}$				
N	0.08				
Р	1.40±0.05				
Q	0.10±0.05				
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$				
S	1.60 MAX.				
S100	S100GC-50-8EU, 8EA-2				

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	22.0±0.2
В	20.0±0.2
С	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
К	1.0±0.2
L	0.5±0.2
М	$0.17\substack{+0.03 \\ -0.07}$
N	0.08
Р	1.4
Q	0.10±0.05
R	3° ^{+4°} -3°
S	1.5±0.1
	S144GJ-50-UEN

CHAPTER 28 RECOMMENDED SOLDERING CONDITIONS

The V850ES/KF1, V850ES/KG1, and V850ES/KJ1 should be soldered and mounted under the following recommended conditions. For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

Table 28-1. Surface Mounting Type Soldering Conditions (1/3)

(1) μPD703208GK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12×12) μ PD703208YGK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12) μPD703209GK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12×12) μ PD703209YGK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12) μPD703210GK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12×12) μ PD703210YGK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12) μPD70F3210GK-9EU: 80-pin plastic TQFP (fine pitch) (12×12) μPD70F3210YGK-9EU: 80-pin plastic TQFP (fine pitch) (12×12) μPD703212GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14×14) μ PD703212YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μPD703213GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14×14) μ PD703213YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) 100-pin plastic LQFP (fine pitch) (14×14) μPD703214GC-xxx-8EU: μ PD703214YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μPD70F3214GC-8EU: 100-pin plastic LQFP (fine pitch) (14×14) μPD70F3214YGC-8EU: 100-pin plastic LQFP (fine pitch) (14×14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

*

Table 28-1. Surface Mounting Type Soldering Conditions (2/3)

 (2) μPD703208GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703208YGC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703209GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703209YGC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703210GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD7053210YGC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD70F3210GC-8BT: 80-pin plastic QFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days ^{№™} (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 28-1. Surface Mounting Type Soldering Conditions (3/3)

(3) μ PD703216GJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD703216YGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD703217GJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD703217YGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{№0®} (after that, prebake at 125°C for 10 to 72 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days ^{№00} (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

(4) μ PD70F3217GJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD70F3217YGJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 36 hours)	IR35-363-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 36 hours)	VP15-363-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A REGISTER INDEX

Symbol	Name	Unit	Page
ADCR	A/D conversion result register	ADC	421
ADIC	Interrupt control register	INTC	629
ADM	A/D converter mode register	ADC	423
ADS	Analog input channel specification register	ADC	425
ADTC0	Automatic data transfer address count register 0	CSI	504
ADTC1	Automatic data transfer address count register 1	CSI	504
ADTI0	Automatic data transfer interval specification register 0	CSI	510, 527
ADTI1	Automatic data transfer interval specification register 1	CSI	510, 527
ADTP0	Automatic data transfer address point specification register 0	CSI	508, 525
ADTP1	Automatic data transfer address point specification register 1	CSI	508, 525
ASIF0	Asynchronous serial interface transmission status register 0	UART	449
ASIF1	Asynchronous serial interface transmission status register 1	UART	449
ASIF2	Asynchronous serial interface transmission status register 2	UART	449
ASIM0	Asynchronous serial interface mode register 0	UART	445
ASIM1	Asynchronous serial interface mode register 1	UART	445
ASIM2	Asynchronous serial interface mode register 2	UART	445
ASIS0	Asynchronous serial interface status register 0	UART	448
ASIS1	Asynchronous serial interface status register 1	UART	448
ASIS2	Asynchronous serial interface status register 2	UART	448
AWC	Address wait control register	BCU	280
BCC	Bus cycle control register	BCU	281
BRGC0	Baud rate generator control register 0	BRG	467
BRGC1	Baud rate generator control register 1	BRG	467
BRGC2	Baud rate generator control register 2	BRG	467
BRGCA0	Divisor selection register 0	UART	508, 516, 525
BRGCA1	Divisor selection register 1	UART	508, 516, 525
BRGIC	Interrupt control register	BCU	629
BSC	Bus size configuration register	BCU	270
CKSR0	Clock selection register 0	UART	466
CKSR1	Clock selection register 1	UART	466
CKSR2	Clock selection register 2	UART	466
CMP00	8-bit timer H compare register 00	Timer	371
CMP01	8-bit timer H compare register 01	Timer	371
CMP10	8-bit timer H compare register 10	Timer	371
CMP11	8-bit timer H compare register 11	Timer	371
CORAD0	Correction address register 0	ROMC	678
CORAD1	Correction address register 1	ROMC	678
CORAD2	Correction address register 2	ROMC	678
CORAD3	Correction address register 3	ROMC	678

Symbol	Name	Unit	Page
CORCN	Correction control register	ROMC	679
CR000	16-bit timer capture/compare register 000	Timer	305
CR001	16-bit timer capture/compare register 001	Timer	307
CR010	16-bit timer capture/compare register 010	Timer	305
CR011	16-bit timer capture/compare register 011	Timer	307
CR020	16-bit timer capture/compare register 020	Timer	305
CR021	16-bit timer capture/compare register 021	Timer	307
CR030	16-bit timer capture/compare register 030	Timer	305
CR031	16-bit timer capture/compare register 031	Timer	307
CR040	16-bit timer capture/compare register 040	Timer	305
CR041	16-bit timer capture/compare register 041	Timer	307
CR050	16-bit timer capture/compare register 050	Timer	305
CR051	16-bit timer capture/compare register 051	Timer	307
CR5	16-bit timer compare register 5	Timer	352
CR50	8-bit timer compare register 50	Timer	352
CR51	8-bit timer compare register 51	Timer	352
CRC00	Capture/compare control register 00	Timer	310
CRC01	Capture/compare control register 01	Timer	310
CRC02	Capture/compare control register 02	Timer	310
CRC03	Capture/compare control register 03	Timer	310
CRC04	Capture/compare control register 04	Timer	310
CRC05	Capture/compare control register 05	Timer	310
CSI0IC0	Interrupt control register	INTC	629
CSI0IC1	Interrupt control register	INTC	629
CSI0IC2	Interrupt control register	INTC	629
CSIA0Bn	CSIA0 buffer RAMn (n = 0 to F)	CSI	510
CSIA1Bn	CSIA1 buffer RAMn (n = 0 to F)	CSI	510
CSIAIC0	Interrupt control register	INTC	629
CSIAIC1	Interrupt control register	INTC	629
CSIC0	Clocked serial interface clock selection register 0	CSI	479
CSIC1	Clocked serial interface clock selection register 1	CSI	479
CSIC2	Clocked serial interface clock selection register 2	CSI	479
CSIM00	Clocked serial interface mode register 00	CSI	477
CSIM01	Clocked serial interface mode register 01	CSI	477
CSIM02	Clocked serial interface mode register 02	CSI	477
CSIMA0	Serial operation mode specification register 0	CSI	505, 514, 522
CSIMA1	Serial operation mode specification register 1	CSI	505, 514, 522
CSIS0	Serial status register 0	CSI	506, 515, 523
CSIS1	Serial status register 1	CSI	506, 515, 523
CSIT0	Serial trigger register 0	CSI	507, 524
CSIT1	Serial trigger register 1	CSI	507, 524
DACS0	D/A conversion value setting register 0	DAC	438
DACS1	D/A conversion value setting register 1	DAC	438
DAM	D/A converter mode register	DAC	437

Symbol	Name	Unit	Page
DWC0	Data wait control register 0	BCU	277
EXIMC	External bus interface mode control register	BCU	269
IIC0	IIC shift register 0	l ² C	562
IIC1	IIC shift register 1	l²C	562
IICC0	IIC control register 0	l²C	550
IICC1	IIC control register 1	l ² C	550
IICCL0	IIC clock selection register 0	l²C	560
IICCL1	IIC clock selection register 1	I ² C	560
IICF0	IIC flag register 0	I ² C	558
IICF1	IIC flag register 1	l²C	558
IICIC0	Interrupt control register	INTC	629
IICIC1	Interrupt control register	INTC	629
IICS0	IIC status register 0	l²C	555
IICS1	IIC status register 1	l ² C	555
IICX0	IIC function expansion register 0	l ² C	561
IICX1	IIC function expansion register 1	l ² C	561
IMR0	Interrupt mask register 0	INTC	634
IMR1	Interrupt mask register 1	INTC	634
IMR2	Interrupt mask register 2	INTC	634
INTF0	External interrupt falling edge specification register 0	INTC	145, 620
INTF9H	External interrupt falling edge specification register 9H	INTC	216, 641
INTR0	External interrupt rising edge specification register 0	INTC	146, 620
INTR9H	External interrupt rising edge specification register 9H	INTC	216, 641
ISPR	In-service priority register	INTC	637
KRIC	Interrupt control register	INTC	629
KRM	Key return mode register	KR	655
OSTS	Oscillation stabilization time selection register	WDT	298, 410
P0	Port 0 register	Port	143
P1	Port 1 register	Port	150
P3	Port 3 register	Port	155
P4	Port 4 register	Port	166
P5	Port 5 register	Port	173
P6	Port 6 register	Port	183
P7	Port 7 register	Port	196
P8	Port 8 register	Port	199
P9	Port 9 register	Port	206
PCC	Processor clock control register	CG	295
PCD	Port CD register	Port	224
PCM	Port CM register	Port	228
PCS	Port CS register	Port	235
PCT	Port CT register	Port	241
PDH	Port DH register	Port	247
PDL	Port DL register	Port	252
PF3H	Port 3 function register H	Port	158

Symbol	Name	Unit	Page
PF4	Port 4 function register	Port	167
PF5	Port 5 function register	Port	175
PF6	Port 6 function register	Port	186
PF8	Port 8 function register	Port	200
PF9H	Port 9 function register H	Port	211
PFC3	Port 3 function control register	Port	158
PFC5	Port 5 function control register	Port	176
PFC6H	Port 6 function control register H	Port	186
PFC8	Port 8 function control register	Port	201
PFC9	Port 9 function control register	Port	211
PFM	Power-fail comparison mode register	ADC	426
PFT	Power-fail comparison threshold value register	ADC	421
PIC0	Interrupt control register	INTC	629
PIC1	Interrupt control register	INTC	629
PIC2	Interrupt control register	INTC	629
PIC3	Interrupt control register	INTC	629
PIC4	Interrupt control register	INTC	629
PIC5	Interrupt control register	INTC	629
PIC6	Interrupt control register	INTC	629
PLLCTL	PLL control register	CG	300, 399
PM0	Port 0 mode register	Port	143
PM1	Port 1 mode register	Port	150
PM3	Port 3 mode register	Port	156
PM4	Port 4 mode register	Port	166
PM5	Port 5 mode register	Port	173
PM6	Port 6 mode register	Port	184
PM8	Port 8 mode register	Port	199
PM9	Port 9 mode register	Port	207
PMC0	Port 0 mode control register	Port	144
PMC3	Port 3 mode control register	Port	157
PMC4	Port 4 mode control register	Port	167
PMC5	Port 5 mode control register	Port	174
PMC6	Port 6 mode control register	Port	185
PMC8	Port 8 mode control register	Port	200
PMC9	Port 9 mode control register	Port	200
PMCCM	Port CM mode control register	Port	230
PMCCS	Port CS mode control register	Port	230
PMCCT		Port	243
PMCCT	Port CT mode control register Port DH mode control register	Port	243
PMCDH		Port	249
	Port DL mode control register		
	Port CD mode register	Port	225
PMCM	Port CM mode register	Port	229
PMCS	Port CS mode register	Port	236

Symbol	Name	Unit	Page
PMDH	Port DH mode register	Port	248
PMDL	Port DL mode register	Port	253
PRCMD	Command register	CPU	132
PRM00	Prescaler mode register 00	Timer	313
PRM01	Prescaler mode register 01	Timer	314
PRM02	Prescaler mode register 02	Timer	315
PRM03	Prescaler mode register 03	Timer	316
PRM04	Prescaler mode register 04	Timer	317
PRM05	Prescaler mode register 05	Timer	318
PRSCM	Prescaler compare register	Timer	407
PRSM	Prescaler mode register	CG	406
PSC	Power save control register	CG	297
PSMR	Power save mode register	CG	298
PU0	Pull-up resistor option register 0	Port	145
PU1	Pull-up resistor option register 1	Port	151
PU3	Pull-up resistor option register 3	Port	159
PU4	Pull-up resistor option register 4	Port	168
PU5	Pull-up resistor option register 5	Port	177
PU6	Pull-up resistor option register 6	Port	187
PU8	Pull-up resistor option register 8	Port	201
PU9	Pull-up resistor option register 9	Port	215
RTBH0	Real-time output buffer register H0	RTP	393
RTBH1	Real-time output buffer register H1	RTP	393
RTBL0	Real-time output buffer register L0	RTP	393
RTBL1	Real-time output buffer register L1	RTP	393
RTPC0	Real-time output port control register 0	RTP	395
RTPC1	Real-time output port control register 1	RTP	395
RTPM0	Real-time output port mode register 0	RTP	394
RTPM1	Real-time output port mode register 1	RTP	394
RXB0	Receive buffer register 0	UART	450
RXB1	Receive buffer register 1	UART	450
RXB2	Receive buffer register 2	UART	450
SIOA0	Serial I/O shift register A0	CSI	504
SIOA1	Serial I/O shift register A1	CSI	504
SIRB0	Clocked serial interface receive buffer register 0	CSI	480
SIRB0L	Clocked serial interface receive buffer register 0L	CSI	480
SIRB1	Clocked serial interface receive buffer register 1	CSI	480
SIRB1L	Clocked serial interface receive buffer register 1L	CSI	480
SIRB2	Clocked serial interface receive buffer register 2	CSI	480
SIRB2L	Clocked serial interface receive buffer register 2L	CSI	480
SIRBE0	Clocked serial interface read-only receive buffer register 0	CSI	481
SIRBE0L	Clocked serial interface read-only receive buffer register 0L	CSI	481
SIRBE1	Clocked serial interface read-only receive buffer register 1	CSI	481
SIRBE1L	Clocked serial interface read-only receive buffer register 1L	CSI	481

Symbol	Name	Unit	Page
SIRBE2	Clocked serial interface read-only receive buffer register 2	CSI	481
SIRBE2L	Clocked serial interface read-only receive buffer register 2L	CSI	481
SOTB0	Clocked serial interface transmit buffer register 0	CSI	482
SOTB0L	Clocked serial interface transmit buffer register 0L	CSI	482
SOTB1	Clocked serial interface transmit buffer register 1	CSI	482
SOTB1L	Clocked serial interface transmit buffer register 1L	CSI	482
SOTB2	Clocked serial interface transmit buffer register 2	CSI	482
SOTB2L	Clocked serial interface transmit buffer register 2L	CSI	482
SOTBF0	Clocked serial interface first stage transmit buffer register 0	CSI	483
SOTBF0L	Clocked serial interface first stage transmit buffer register 0L	CSI	483
SOTBF1	Clocked serial interface first stage transmit buffer register 1	CSI	483
SOTBF1L	Clocked serial interface first stage transmit buffer register 1L	CSI	483
SOTBF2	Clocked serial interface first stage transmit buffer register 2	CSI	483
SOTBF2L	Clocked serial interface first stage transmit buffer register 2L	CSI	483
SREIC0	Interrupt control register	INTC	629
SREIC1	Interrupt control register	INTC	629
SREIC2	Interrupt control register	INTC	629
SRIC0	Interrupt control register	INTC	629
SRIC1	Interrupt control register	INTC	629
SRIC2	Interrupt control register	INTC	629
STIC0	Interrupt control register	INTC	629
STIC1	Interrupt control register	INTC	629
STIC2	Interrupt control register	INTC	629
SVA1	Slave address register 1	I ² C	562
SVA0	Slave address register 0	I ² C	562
SYS	System status register	CPU	132
TCL5	Timer clock selection register 5	Timer	351
TCL50	Timer clock selection register 50	Timer	353
TCL51	Timer clock selection register 51	Timer	353
TM00	16-bit timer counter 00	Timer	304
TM01	16-bit timer counter 01	Timer	304
TM02	16-bit timer counter 02	Timer	304
TM03	16-bit timer counter 03	Timer	304
TM04	16-bit timer counter 04	Timer	304
TM05	16-bit timer counter 05	Timer	304
TM0IC00	Interrupt control register	INTC	629
TM0IC01	Interrupt control register	INTC	629
TM0IC10	Interrupt control register	INTC	629
TM0IC11	Interrupt control register	INTC	629
TM0IC20	Interrupt control register	INTC	629
TM0IC21	Interrupt control register	INTC	629
TM0IC30	Interrupt control register	INTC	629
TM0IC31	Interrupt control register	INTC	629
TM0IC40	Interrupt control register	INTC	629

Symbol	Name	Unit	Page
TM0IC41	Interrupt control register	INTC	629
TM0IC50	Interrupt control register	INTC	629
TM0IC51	Interrupt control register	INTC	629
TM5	16-bit timer counter 5	Timer	351
TM50	8-bit timer counter 50	Timer	352
TM51	8-bit timer counter 51	Timer	352
TM5IC0	Interrupt control register	INTC	629
TM5IC1	Interrupt control register	INTC	629
TMC00	16-bit timer mode control register 00	Timer	308
TMC01	16-bit timer mode control register 01	Timer	308
TMC02	16-bit timer mode control register 02	Timer	308
TMC03	16-bit timer mode control register 03	Timer	308
TMC04	16-bit timer mode control register 04	Timer	308
TMC05	16-bit timer mode control register 05	Timer	308
TMC5	16-bit timer mode control register 5	Timer	351
TMC50	8-bit timer mode control register 50	Timer	354
TMC51	8-bit timer mode control register 51	Timer	354
TMCYC0	8-bit timer H carrier control register 0	Timer	375
TMCYC1	8-bit timer H carrier control register 1	Timer	375
TMHIC0	Interrupt control register	INTC	629
TMHIC1	Interrupt control register	INTC	629
TMHMD0	8-bit timer H mode register 0	Timer	372
TMHMD1	8-bit timer H mode register 1	Timer	372
TOC00	16-bit timer output control register 00	Timer	310
TOC01	16-bit timer output control register 01	Timer	310
TOC02	16-bit timer output control register 02	Timer	310
TOC03	16-bit timer output control register 03	Timer	310
TOC04	16-bit timer output control register 04	Timer	310
TOC05	16-bit timer output control register 05	Timer	310
TXB0	Transmit buffer register 0	UART	451
TXB1	Transmit buffer register 1	UART	451
TXB2	Transmit buffer register 2	UART	451
VSWC	System wait control register	CPU	134
WDCS	Watchdog timer clock selection register	WDT	411
WDT1IC	Interrupt control register	INTC	629
WDTE	Watchdog timer enable register	WDT	418
WDTM1	Watchdog timer mode register 1	WDT	412, 639
WDTM2	Watchdog timer mode register 2	WDT	417, 639
WTIC	Interrupt control register	INTC	629
WTIIC	Interrupt control register	INTC	629
WTM	Watch timer operation mode register	WT	402

APPENDIX B REVISION HISTORY

The following table shows the revision history up to this edition. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

Edition	Major Revision from Previous Edition	Applied to:	
2nd	Change of description in Figure 12-1 Block Diagram of D/A Converter	CHAPTER 12 D/A CONVERTER	
	Addition of Caution in 14.3.4 Interrupt control register (xxICn)	CHAPTER 14	
	Addition of Caution in 14.3.6 In-service priority register (ISPR)	INTERRUPT/EXCEPTION PROCESSING FUNCTION	
	Addition of CHAPTER 21 ELECTRICAL SPECIFICATIONS (TARGET VALUES)	CHAPTER 21 ELECTRICAL SPECIFICATIONS (TARGET VALUES)	
	Addition of CHAPTER 22 PACKAGE DRAWINGS	CHAPTER 22 PACKAGE DRAWINGS	
	Addition of APPENDIX A REGISTER INDEX	APPENDIX A REGISTER	
3rd	 Addition of the following special quality grade products. μPD703208(A), 703208Y(A), 703209(A), 703209Y(A), 703210(A), 703210Y(A), 703212(A), 703212Y(A), 703213(A), 703213Y(A), 703214(A), 703214Y(A), 703216(A), 703216Y(A), 703217(A), 703217Y(A), 70F3210(A), 70F3210Y(A), 70F3214(A), 70F3214Y(A), 70F3217(A), 70F3217Y(A) 	Throughout	
	Addition of Caution in 1.2.4 Pin configuration (top view) (V850ES/KF1)	CHAPTER 1	
	Addition of Caution in 1.3.4 Pin configuration (top view) (V850ES/KG1)	INTRODUCTION	
	Addition of Caution in 1.4.4 Pin configuration (top view) (V850ES/KJ1)		
	Addition of description in CHAPTER 2 PIN FUNCTIONS and addition of Table 2-1 Pin I/O Buffer Power Supplies	CHAPTER 2 PIN FUNCTIONS	
	Modification of description on recommended connection of P70 to P77, P78 to P715, IC, V _{PP} , and XT1 in 2.4 Pin I/O Circuits and Recommended Connection of Unused Pins		
	Modification of description in 3.4.8 (2) Access to special on-chip peripheral I/O registers	CHAPTER 3 CPU FUNCTIONS	
	Modification of description in 5.11 Bus Timing	CHAPTER 5 BUS	
	Addition of 5.12 Cautions	CONTROL FUNCTION	
	Addition of description on the main clock oscillator in 6.1 Overview	CHAPTER 6 CLOCK	
	Addition of description in 6.2 (1) Main clock oscillator	GENERATION FUNCTION	
	Addition of Caution 3 in 6.3 (1) Processor clock control register (PCC)		
	Addition of description in CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 TO 05	CHAPTER 7 16-BIT	
	Modification of description of Caution 4 in 7.2 (2) 16-bit timer capture/compare register 0n0 (CR0n0)	TIMER/EVENT COUNTERS 00 TO 05	
	Modification of description of Caution 4 in 7.2 (3) 16-bit timer capture/compare register 0n1 (CR0n1)		
	Modification of description of Caution 1 in 7.3 (3) 16-bit timer output control register 0n (TOC0n)		
	Addition of setting procedures and modification of description in 7.4.1 Operation as interval timer (16 bits)		

1	n	10	1
(4	10	J

Edition	Major Revision from Previous Edition	Applied to:	
3rd	Addition of setting procedures in 7.4.2 PPG output operation	CHAPTER 7 16-BIT	
	Addition of Figure 7-6 Configuration of PPG Output	TIMER/EVENT COUNTERS 00 TO 05	
	Addition of Figure 7-7 PPG Output Operation Timing		
	Addition of setting procedures in 7.4.3 Pulse width measurement	-	
	Addition of setting procedures and addition of Caution 2 in 7.4.4 Operation as external event counter		
	Addition of setting procedures and addition of Caution in 7.4.5 Square-wave output operation		
	Addition of setting procedures in 7.4.6 One-shot pulse output operation		
	Addition of Caution 2 in 7.4.6 (1) One-shot pulse output with software trigger (16-bit timer/event counters 00, 01, 04 and 05 only)		
	Addition of Caution 2 in 7.4.6 (2) One-shot pulse output with external trigger (16-bit timer/event counters 04 and 05 only)		
	Addition of Caution in 7.4.7 (10) (b) When setting CR0n0, CR0n1 to compare mode		
	Addition of description in CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51	CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51	
	Addition of description in CHAPTER 9 8-BIT TIMERS H0 AND H1	CHAPTER 9 8-BIT	
	Addition of Caution 3 in 9.3 (1) (a) 8-bit timer H mode register 0 (TMHMD0)	TIMERS H0 AND H1	
	Addition of Caution 3 in 9.3 (1) (b) 8-bit timer H mode register 1 (TMHMD1)	-	
	Addition of Caution 2 in Figure 9-7 Transfer Timing		
	Addition of Caution 4 in 9.4.3 (4) Timing chart		
	Addition of 13.4 Relationship Between Analog Input Voltage and A/D Conversion Result	CHAPTER 13 A/D CONVERTER	
	Addition of 13.6 (3) A/D converter sampling time and A/D conversion start delay time		
	Addition of 13.7 How to Read A/D Converter Characteristics Table		
	Addition of description in CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE (UART)	CHAPTER 15 ASYNCHRONOUS	
	Modification of description in Figure 15-6 Continuous Transmission Starting Procedure	SERIAL INTERFACE (UART)	
	Addition of description in CHAPTER 16 CLOCKED SERIAL INTERFACE 0 (CSI0)	CHAPTER 16 CLOCKED SERIAL INTERFACE 0 (CSI0)	
	Modification of description in CHAPTER 17 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION	CHAPTER 17 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION	
	Addition of description in CHAPTER 18 I ² C BUS	CHAPTER 18 I ² C BUS	
	Addition to Cautions in Table 25-1 Wiring Between μ PD70F3210 and 70F3210Y (V850ES/KF1), and PG-FP3	CHAPTER 25 FLASH MEMORY	
	Addition of Figure 25-1 Wiring Example of V850ES/KF1 Flash Writing Adapter (FA- 80GC-8BT, FA-80GK-9EU)		
	Addition of Cautions in Table 25-2 Wiring Between $\mu \text{PD70F3214}$ and 70F3214Y (V850ES/KG1), and PG-FP3		

(3	3/	3	١
	,	v	,

Edition	Major Revision from Previous Edition	Applied to:
3rd	Addition of Figure 25-2 Wiring Example of V850ES/KG1 Flash Writing Adapter (FA- 100GC-8EU)	CHAPTER 25 FLASH MEMORY
	Addition of Cautions in Table 25-3 Wiring Between μ PD70F3217 and 70F3217Y (V850ES/KJ1), and PG-FP3	
	Addition of Figure 25-3 Wiring Example of V850ES/KJ1 Flash Writing Adapter (FA- 144GJ-UEN)	
	Addition of Note 1 and description in Absolute Maximum Ratings in CHAPTER 26 ELECTRICAL SPECIFICATIONS	CHAPTER 26 ELECTRICAL SPECIFICATIONS
	Addition of description on storage temperature in Absolute Maximum Ratings in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of (i) Murata Manufacturing Co., Ltd.: Ceramic resonator (T _A = -40 to +85°C) in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Change of values of supply current (flash memory version) in DC Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Change of values of supply current (mask ROM version) in DC Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of Caution and a timing chart in Data Retention Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of Caution in Bus Timing (1) (a) CLKOUT asynchronous: In multiplex bus mode (2/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of Caution 2 in Bus Timing (2) (a) Read cycle (CLKOUT asynchronous): In separate bus mode (1/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of Cautions in Bus Timing (2) (a) Read cycle (CLKOUT asynchronous): In separate bus mode (2/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of Caution 2 in Bus Timing (2) (c) Write cycle (CLKOUT asynchronous): In separate bus mode (1/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of Cautions in Bus Timing (2) (c) Write cycle (CLKOUT asynchronous): In separate bus mode (2/2) in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of description in Basic Operation in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of description in Flash Memory Programming Characteristics in CHAPTER 26 ELECTRICAL SPECIFICATIONS	
	Addition of CHAPTER 28 RECOMMENDED SOLDERING CONDITIONS	CHAPTER 28 RECOMMENDED SOLDERING CONDITION
	Addition of APPENDIX B REVISION HISTORY	APPENDIX B REVISION HISTORY