

IEEE 802.15.4 low power wireless MCU

Rev. 1.3 — May 2021 **bis and the control of the control**

1. General description

The JN5189 and JN5189T (called JN5189 throughout this document) are ultra-low power, high performance Arm[®] Cortex[®]-M4 based wireless microcontrollers supporting Zigbee 3.0 and Thread networking stacks to facilitate the development of Home Automation, Smart Lighting and wireless sensor network applications.

The JN5189 includes a 2.4 GHz IEEE 802.15.4 compliant transceiver and a comprehensive mix of analog and digital peripherals. Ultra-low current consumption in both radio receive and transmit modes and also in the power down modes allow use of coin cell batteries.

The product has 640 KB embedded Flash and 152 KB RAM memory. The embedded flash can support Over The Air (OTA) code download to applications. The devices include 10-channel PWM, two timers, one RTC/alarm timer, a Windowed Watchdog Timer (WWDT), two USARTs, two SPI interfaces, two I2C interfaces, a DMIC subsystem with dual-channel PDM microphone interface with voice activity detector, one 12-bit ADC, temperature sensor and comparator.

The JN5189T variant has an internal NFC tag and with connections to the external NFC antenna.

The JN5188 variant has the same functionality as the JN5189 except for reduced memory sizes of 320 KB embedded Flash, 88 KB RAM. The JN5188T variant has the functionality of the JN5188 with the addition of an embedded NFC tag.

The Arm Cortex-M4 is a 32-bit core that offers system enhancements such as low power consumption, enhanced debug features, and a high level support of the block integration. The Arm Cortex-M4 CPU, operates at up to 48 MHz.

2. Features and benefits

2.1 Benefits

- Very low current solution for long battery life
- Single chip device to run stack and application
- System BOM is low in component count and cost
- **Flexible sensor interfacing**
- Embedded NTAG on JN5189T and JN5188T devices
- **Package**
	- \triangle 6 \times 6 mm HVQFN40, 0.5 mm pitch
	- ◆ Lead-free and RoHS compliant
- Junction temperature range: -40 °C to $+125$ °C

2.2 Radio features

- 2.4 GHz IEEE 802.15.4 2011 compliant
- Receiver current 4.3 mA
- \blacksquare IEEE 802.15.4 Receiver sensitivity -100 dBm
- \blacksquare Improved co-existence with WiFi
- Configurable transmit power up to +11 dBm, with 46 dB range
- Transmit power / current +10 dBm / 20.28 mA
- Transmit power / current +3 dBm / 9.44 mA
- Transmit power / current 0 dBm / 7.36 mA
- \blacksquare 1.9 V to 3.6 V supply voltage
- **Antenna Diversity control**
- 32 MHz XTAL cell with internal capacitors, able with suitable external XTAL to meet the required accuracy for radio operation over the operating conditions
- Integrated RF balun
- Integrated ultra Low-power sleep oscillator
- Deep Power-down current 350 nA (with wake-up from IO)
- 128-bit, 192-bit or 256-bit AES security processor
- MAC accelerator with packet formatting, CRCs, address check, auto-acks, timers

2.3 Microcontroller features

- Application CPU, Arm Cortex-M4 CPU:
	- Arm Cortex-M4 processor, running at a frequency of up to 48 MHz.
	- Arm built-in Nested Vectored Interrupt Controller (NVIC)
	- ◆ Memory Protection Unit (MPU)
	- Non-maskable Interrupt (NMI) with a selection of sources
	- ◆ Serial Wire Debug (SWD) with 8 breakpoints and 4 watchpoints
	- ◆ System tick timer
	- \blacklozenge Includes Serial Wire Output for enhanced debug capabilities.
- On-Chip memory
	- ◆ 640 KB flash (320 KB for JN5188)
	- ◆ 152 KB SRAM (88 KB for JN5188)
- 12 MHz to 48 MHz system clock speed for low-power
- 2 x I2C-bus interface, operate as either master or slave
- $10 \times$ PWM
- 2 x Low-power timers
- \blacksquare 2 x USART, one with flow control
- 2 x SPI-bus, master or slave
- \blacksquare 1 x PDM digital audio interface with a hardware based voice activity detector to reduce power consumption in voice applications. Support for dual-channel microphone interface, flexible decimators, 16 entry FIFOs and optional DC blocking.
- 19-channel DMA engine for efficient data transfer between peripherals and SRAM, or SRAM to SRAM. DMA can operate with fixed or incrementing addresses. Operations can be chained together to provide complex functionality with low CPU overhead.
- Up to four GPIOs can be selected as pin interrupts (PINT), triggered by rising, falling or both input edges.
- Two GPIO grouped interrupts (GINT) enable an interrupt based on a logical (AND/OR) combination of input states.
- 32-bit Real Time clock (RTC) with 1 s resolution. A timer in the RTC can be used to wake from Sleep, Deep-sleep and Power-down, with 1 ms resolution
- Voltage Brown Out with 8 programmable thresholds
- 8-input 12-bit ADC, 190 ksamples/s (Max.). HW support for continuous operation or single conversions, single or multiple inputs can be sampled within a sequence. DMA operation can be linked to achieve low overhead operation.
- \blacksquare 1 x analog comparator
- Battery and temperature sensors
- Watchdog timer and POR
- Standby power controller
- Up to 22 Digital IOs (DIO)
- 1 x Quad SPIFI for accessing an external flash device
- Integrated NTAG I²C plus device, NFC Forum Type 2, on JN5189T and JN5188T only
- Random Number Generator engine
- AES engine AES-128 to 256
- Hash hardware accelerator supporting SHA-1 and SHA-256
- **EFuse:**
	- ◆ 128-bit random AES key
	- ◆ Configuration modes
	- \blacklozenge Trimming
- ISO7816 smart card digital interface which with a suitable external analogue device can operate as a smart card reader

2.4 Low power features

- Sleep mode supported, the CPU in low power state waiting for interrupt
- Deep-sleep mode supported, the CPU in low power state waiting for interrupt, but extra functionality disabled or in low power state compared to sleep mode
- **P** Power Down mode, main functionality powered down, wakeup possible from IOs, wakeup possible from some peripherals (I2C, USART, SPI) in a limited function mode and low power timers
- \blacksquare Deep -power down, very low power state with option of wake-up triggered by IOs, 350 nA
- 41-bit and 28-bit Low power timers can run in power down mode, clocked by 32 kHz FRO or 32 kHz XTAL. Timers can run for over one year or 2 days

3. Applications

- Zigbee 3.0, Thread networks
- Robust and secure Low-power wireless applications
- Smart lighting, thermostats and home automation
- \blacksquare Home security and access
- Wireless sensor networks

JN5189 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020-2021. All rights reserved.

4. Ordering information

Table 1. Ordering information

Table 2. Ordering information details

5. Marking

Table 3. Marking codes

6. Block diagram

7. Pinning information

7.1 HVQFN40 - with NTAG

7.1.1 Pinning

7.1.2 Pin description

Table 4. Pin descriptions

[1] I: input at reset.

[2] For standard operation (normal boot or ISP programming mode), this pin should be high during the release of reset. If there is no external driver to this pin, then the internal pull-up will keep this pin high.

[3] ISP programming mode: leave pin floating high during reset to avoid entering UART programming mode or hold it low to program.

[4] In ISP mode, it is configured to USART0 TXD.

[5] In ISP mode, it is configured to USART0_RXD.

Product data sheet 12 of 92 Rev. 1.3 – May 2021 12 of 92 12 of 92

7.2 HVQFN40 - without NTAG

7.2.1 Pinning

7.2.2 Pin description

Table 5. Pin descriptions

Table 5. Pin descriptions

- [1] I: input at reset.
- [2] For standard operation (normal boot or ISP programming mode), this pin should be high during the release of reset. If there is no external driver to this pin, then the internal pull-up will keep this pin high.
- [3] ISP programming mode: leave pin floating high during reset to avoid entering UART programming mode or hold it low to program.
- [4] In ISP mode, it is configured to USART0 TXD.
- [5] In ISP mode, it is configured to USART0_RXD.

7.3 Pin properties

Table 6. Pin properties

- [1] External Pullup required
- [2] Tie to ground for functional mode

Table 7: Abbreviation used in the Table 6

[1] All PIO except 10/11 can do pseudo-open drain

8. Functional description

8.1 Application CPU

The Arm Cortex-M4 includes three AHB-Lite buses, one system bus and the I-code and D-code buses. One bus is dedicated for instruction fetch (I-code), and one bus is dedicated for data access (D-code). The use of two core buses allows for simultaneous operations if concurrent operations target different devices.

A multi-layer AHB matrix connects the CPU buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals on different slave ports of the matrix to be accessed simultaneously by different bus masters. Note that while the AHB bus itself supports word, halfword, and byte accesses, not all AHB peripherals need or provide that support.

APB peripherals are connected to the AHB matrix via two APB buses using separate slave ports from the multilayer AHB matrix. This allows for better performance by reducing collisions between the CPU and the DMA controller, and also for peripherals on the asynchronous bridge to have a fixed clock that does not track the system clock. Note that APB, by definition, does not directly support byte or halfword accesses.

The CPU, AHB and DMA sub-systems are all synchronous and can operate at 48 MHz (FRO), 32 MHz (FRO), 32 MHz (XTAL), 24 MHz (FRO), 16 MHz (XTAL), 12 MHz (FRO).

8.1.1 Arm Cortex-M4 processor

The Arm Cortex-M4 is a general purpose, 32-bit microprocessor, which offers high performance and very low-power consumption. The Arm Cortex-M4 offers many features, including a Thumb-2 instruction set, low interrupt latency, hardware divide, interruptible/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller with wake-up interrupt controller, and multiple core buses capable of simultaneous accesses.

A 3-stage pipeline is employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

8.1.2 Memory Protection Unit

The Cortex-M4 includes a Memory Protection Unit (MPU) which can be used to improve the reliability of an embedded system by protecting critical data within the user application.

The MPU allows separating processing tasks by disallowing access to each other's data. Access to memory regions can be disabled and also be defined as read-only. It detects unexpected memory accesses that could potentially break the system.

The MPU separates the memory into distinct regions and implements protection by preventing disallowed accesses. The MPU supports up to eight regions, each of which is divided into eight sub-regions. Accesses to memory locations that are not defined in the MPU regions, or not permitted by the region setting, will trigger memory management fault exception.

8.1.3 System Tick Timer (SysTick)

The Arm Cortex-M4 core includes a System Tick timer (SysTick) that generates a dedicated SYSTICK exception. The clock source for the SysTick can be the system clock, or a divided version of this.

8.1.4 Nested Vector Interrupt controller (NVIC)

The NVIC is an integral part of the Cortex-M4 that efficiently supports many interrupt sources with configurable priority levels.

8.1.4.1 Features

- **ï** Nested Vectored Interrupt Controller that is an integral part of the CPU
- **ï** Tightly coupled interrupt controller provides low interrupt latency
- **ï** Controls system exceptions and peripheral interrupts
- **ï** 56 vectored interrupts
- **ï** 8 programmable interrupt priority levels with hardware priority level masking
- **ï** Relocatable vector table using Vector Table Offset Register VTOR
	- **ï** Software interrupt generation
- **ï** Support for Non-Maskable Interrupt (NMI) from any interrupt

8.1.4.2 General description

The tight coupling of the NVIC to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

8.2 Memory

The JN5189 incorporates several distinct memory regions.

The registers incorporated into the CPU, such as NVIC, SysTick, and sleep mode control, are located on the private peripheral bus.

The system memory map is shown in the following figure:

Fig 4. System memory map

8.2.1 SRAM

The main SRAM is comprised of up to a total 152 KB on-chip static RAM memory. The main SRAM is implemented as several SRAM instances to allow for more control of power usage when less SRAM is required (2 \times 4 KB instances, 2 \times 8 KB instances and 8 \times 16 KB instances). Each SRAM has a separate clock control and power switch.

See [Table 2](#page-3-0) for SRAM size of each parts.

8.2.2 SRAM usage

Although always contiguous on all JN5189 devices, the SRAM instances are divided between two AHB matrix ports. This allows user programs to potentially obtain better performance by dividing RAM usage among the ports. For example, simultaneous access to SRAM0 by the CPU and SRAM1 by the system DMA controller does not result in any bus stalls for either master.

Generally speaking, the CPU will read or write all peripheral data at some point, even when all such data is read from or sent to a peripheral by DMA. So, minimizing stalls is likely to involve putting data to/from different peripherals in RAM on each port.

Alternatively, sequences of data from the same peripheral could be alternated between RAM on each port. This could be helpful if DMA fills or empties a RAM buffer, then signals the CPU before proceeding on to a second buffer. The CPU would then tend to access the data while the DMA is using RAM on the other port. On the JN5188, all the RAM is accessed through one AHB matrix slave port.

8.2.3 FLASH

The JN5189 embeds flash for code and data storage. It is accessed through a flash controller that simplifies the use of the flash.

- **ï** JN5189 embeds a total of 640 KB of Flash, JN5188 a total of 320 KB
- **ï** Flash sector is 512 bytes
- **ï** 100 kcycles page endurance guaranteed
- **ï** Software is provided to manage data storage in the flash and provides wear leveling features
- **ï** Data retention 10 years

8.2.4 AHB multilayer matrix

The JN5189 uses a multi-layer AHB matrix to connect the CPU buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slave ports of the matrix to be accessed simultaneously by different bus masters.

8.3 System clocks

The following system clocks are used to drive the on-chip subsystems of the JN5189:

- The low power wake timers are driven by a low frequency 32 kHz clock.
- **ï** The main digital systems are driven from a high frequency clock source.
- **ï** The system controller state machines are driven from a 1 MHz FRO.

These system clocks are used within the device for the digital functionality. Some functional blocks can also source a clock from the interface and this is explained in when the digital blocks are presented.

8.3.1 32 kHz clock

There are two possible sources for the 32kHz clock.

There is an internal FRO that gives 32.768 kHz with accuracy of ±2%; this requires no external components.

A 32 kHz XTAL is also supported. The XTAL is connected to XTAL_32K_P and XTAL_32K_N pins. The cell has configurable internal capacitors and therefore, except for the XTAL itself, no other external components are typically required. Very accurate XTALs are available. This option is recommended for accurate timings.

8.3.2 High frequency system clock

There are two possible sources for the high-speed system clock.

There is an internal high speed FRO that supports clock frequencies of 48 MHz, 32 MHz, 24 MHz and 12 MHz. This does not require any external components and has an accuracy of ±2%.

A 32 MHz XTAL is also supported. The cell has configurable internal capacitors and therefore, except for the XTAL itself, no other external components are typically required. An accurate XTAL must be used for the radio operation. The system clock can be chosen to be sourced from the FRO or XTAL and this choice is separate to the operation of the radio using the XTAL clock. When selecting the XTAL as the source for the high frequency system clock, it is possible to select 32 MHz or 16 MHz.

The high frequency system clock is used for the processor and the system buses.

8.3.3 1 MHz FRO

A 1 MHz FRO is used by the core system controller and the state machine involved in the device start-up and shut-down. High accuracy of this clock is not necessary and it has a tolerance of $\pm 15%$.

8.4 Resets and brownout

A system reset initializes the device to a pre-defined state and forces the CPU to start program execution from the reset vector. The reset process that the JN5189 goes through is as follows.

When power is first applied or when the external reset is released, the FRO1MHz is started, then the DCDC converter is started. After that, the system power domain is started. When these domains are stable, the flash and main core domain LDOs are enabled. When these are stable, the high speed FRO is enabled and the elements necessary for CPU operation are enabled. Configuration data is read from the flash and the boot process begins.

Depending on the configuration and flash contents then the application may be executed, or the device may enter In System Programming (ISP) mode.

The initial power-up sequence will not begin if the device power is too low; in this case the Power-on reset module will keep the device in a reset state until there is sufficient voltage. Additionally, the brown-out detect block will keep the device in reset until a safe operating voltage is reached.

Once the device is operating, the brownout module can be used to interrupt the processor in case operating voltage changes occur. This allows software to manage a clean response to the event. The brownout threshold is configurable to support a range of applications.

Several resets are supported that can affect all or most of the device. These are presented in the following sub-sections.

8.4.1 External reset

An external reset is generated by a low level on the RSTN pin. Reset pulses longer than the minimum pulse width will generate a reset during active or power-down modes. Shorter pulses are not guaranteed to generate a reset. The JN5189 is held in reset while the RSTN pin is low. When the applied signal reaches the reset threshold voltage on its positive edge, the internal reset process starts.

The JN5189 has an internal pull-up resistor connect to the RSTN pin. This pin is the input for an external reset only.

8.4.2 Software reset

A system reset can be triggered at any time through software control, causing a full chip reset and invalidating the RAM contents. For example, this can be executed within a user's application upon detection of a system failure.

8.4.3 Watchdog timer

The watchdog timer can cause a full chip reset if it reaches its timeout point and it is configured to generate a reset, rather than an interrupt. In normal operation, the software will periodically service the watchdog to prevent this timeout occurring. Typically, a watchdog timeout indicates an unexpected lock-up within the system.

8.4.4 Arm system reset

The CPU can cause a reset by requesting a System reset. This reset causes a reset of the CPU and the core digital functionality, digital peripherals and the 32 MHz XTAL. The power domains within the device, such as the DCDC converter and core LDO are unaffected so that the CPU will restart quicker than if a software reset is performed.

8.5 System configuration (SYSCON)

The device has many system level features which support the operation of the device, such as clock control. In addition there is functionality provided to allow the software to manage the system, such as controlling wake-up sources. These features include:

- **ï** System and bus configuration
- **ï** Clock select and control
- **ï** Reset control
- **ï** Wake-up control
- **ï** Brown-out (BOD) configuration
- **ï** High-accuracy frequency measurement function for on-chip and off-chip clocks, using a selection of on-chip clocks as reference clock
- **ï** Device ID register

8.6 Power management

This section provides an overview of power related information about JN5189 devices.

These devices include a variety of adjustable regulators, power switches, and clock switches to allow fine tuning power usage to match requirements at different performance levels and reduced power modes. All devices include an on-chip API in the boot ROM to adjust power consumption in reduced power modes, and provide entry to those modes.

8.6.1 Power supply

The device is powered by VBAT, which requires a 10 μ F decoupling capacitor to ground.

To give efficient operation, the device has an on-chip DCDC buck converter; it is turned on when the device is in active and sleep modes and, using external connections, it provides the supply voltage to the PMU and Radio. The converter is powered from VBAT and the external output of the DCDC converter, FB, requires a 10 μ F decoupling capacitor to ground. For the DCDC converter to function correctly, a filtered version of FB must be input to LX, This is achieved with a $4.7 \mu H$ inductor. The DCDC converter output, FB, must be routed to device pins VDD(radio) and VDD(pmu) so that the whole system is powered correctly.

The two VDD power inputs supply the power to most of the device, either directly or via on-chip regulators and power switches. These are used to manage power consumption based on the required mode of operation.

There is an always-on power domain which is powered by VBAT and includes the core functions to control device start-up and the functionality required in the very low power modes. This domain always has power as long as sufficient voltage is supplied to VBAT.

A further domain is important for supporting the power down mode. It includes the RTC, wake-up timer and some clock, reset and wakeup control. This domain is always has power as long as sufficient voltage is supplied to VDD and provided that the device is not in deep power-down mode.

See Figure 10 "Application diagram – battery powered solution" for the power connections.

8.6.2 Power modes

A variety of power modes are supported for the optimization of power consumption, including active, sleep, deep-sleep, power-down and deep power-down. Upon power-up or reset, the device enters active mode. After processing is complete, the software puts the chip into sleep mode or power-down mode, to save power consumption. The device is woken up either by a reset or an interrupt trigger like a GPIO interrupt, timer timeout, or other wake-up sources.

An API is provided so that software can easily use the power modes. The API performs all the configuration necessary for the different power modes, including setting power domains to the correct state and voltage, shutting down the flash controller safely, enabling the wake up mechanisms. The following sections introduces modes supported in order from highest to lowest power consumption.

8.6.2.1 Active mode

The part is in active mode after a Power-On Reset (POR) and when it is fully powered and operational after booting.

8.6.2.2 Sleep mode

Sleep mode saves a significant amount of power by stopping CPU execution without affecting peripherals or requiring significant wake-up time. The sleep mode affects the relevant CPU only. The clock to the core is shut off. Peripherals and memories are active and operational.

8.6.2.3 Deep-sleep mode

Deep-sleep mode is highly configurable and can reduce power consumption, compared to Sleep mode by turning off more functions. Additionally, core voltages are reduced to save power. Wake-up times are longer than for Sleep mode due to the time needed to restart the functions. The clock to the CPU is shut down. The clock to the peripherals may also be disabled. The SRAM and registers maintain their internal states.

Entry to these modes can be accomplished by the CPU using the power profiles API, selected peripherals can be left running for safe operation of the part (e.g. RTC, WWDT and BOD, depending upon the mode). The flash is placed in standby mode and system clocks may be disabled.

8.6.2.4 Power-down mode

In Power-down mode the core of the device and the flash is powered down, most clocks are stopped. Power consumption is very low with the cost of a longer wake-up time. The processor and most digital peripherals are powered off. USART0, SPI0 and I2C0 can operate with limited functionality in power down mode and have the ability to wake the device. Low power sleep timers can be enabled to generate a wake-up at a certain time in the future. Wakeup is also possible by GPIOs, analog comparator, RTC, BOD VBAT and NTAG field detect. All, or part, of the SRAM can be optionally retained at the cost of extra current consumption.

8.6.2.5 Deep power-down mode

Deep Power-down mode shuts down virtually all on-chip power consumption, but requires a significantly longer wake-up time. For maximal power savings, the entire system (CPU, memories and all peripherals) is shut down except for the PMU. Wake-up is possible from reset, NTAG field detect, and optionally GPIO. On wake-up, the part reboots.

8.6.2.6 Wake-up sources

All interrupts to the CPU can be used as a wake-up from sleep.

The following table shows the possible wake-up sources from deep-sleep, power-down and deep power-down.

Table 8. Power mode wake-up sources

8.7 Digital I/O

8.7.1 Features

- **ï** All 22 Digital I/Os can be configured a GPIO ports
- **ï** GPIO pins can be configured as input or output by software
- **ï** All GPIO pins default to inputs with interrupt disabled at reset
- **Pin registers allow pins to be sensed and set individually**
- **ï** Group Interrupt to generate a single interrupt from AND or OR function of the digital IOs.
- Pin/ Pattern Interrupt allowing 4 IOs to be able to create an interrupt based on pin values or a combination of the values
- **ï** 2 IOs supporting true I2C mode or standard digital IO with configurable pull-up and drive strength
- **ï** 20 standard IO cells configurable for drive strength, pull-up resistor, pull-down resistor, pseudo open-drain

8.7.2 General description

The 22 digital IOs have multiplexed functionality, supporting one or more digital peripherals and also a basic General Purpose IO function (GPIO). In GPIO mode it is possible to configure the IO as an input or as an output.

As an input it is possible to configure IO wake a device from powerdown and deep powerdown. The input value can also be read.

Using the Pin Interrupt/ Pattern Match function (PINT) it is possible to configure up to 4 digital IOs to be able to generate an interrupt based for active high or low functionality. Alternatively the 4 IOs can be combined in various ways to generate an interrupt. These interrupt are able to wake the CPU from sleep mode.

 Additionally, a Group Interrupt function (GINT) allows any selection of upto all 22 IOs to be combined into a AND or OR function in order to generate the group interrupt. The polarity of each IO used in the function can be configured.

Two of the digital IO cells support true I2C functionality and standard digital IO functionality. These support a pull-up resistor, drive strength control.

The other 20 digital IOs cells are configurable to support drive strength options, pull-up or pull-down functions and the ability to operate in a pseudo open-drain mode.

The output value of each IO can be held during a power-down cycle if required.

Two DIO pins can optionally be used to provide control signals for RF circuitry (e.g. switches and PA) in high-power range extenders. PIO4_8_10_14_20/RFTX is asserted when the radio is in the transmit state and similarly, PIO5_11_15_21/RFRX is asserted when the radio is in the receiver state. From software and test perspective, it is recommended to use PIO4 or PIO20 for RFTX and PIO5 or PIO21 for RFRX.

8.8 DMA controller

The DMA controller allows peripheral to memory, memory to peripheral, and memory single source and destination.

- **ï** 19 channels which are connected to peripheral DMA requests. These come from the USART, SPI-bus, ²C-bus, PDM and SPIFI interfaces. Any otherwise unused channels can also be used for functions such as memory-to-memory moves.
- **ï** DMA operations can be triggered by on-chip or off-chip events. Each DMA channel can select one trigger input from 18 sources. Trigger sources include ADC interrupts, timer interrupts, pin interrupts, and the SCT DMA request lines
- **•** Priority is user selectable for each channel (up to eight priority levels)
- **ï** Continuous priority arbitration
- **ï** Address cache with four entries (each entry is a pair of addresses)
- **ï** Efficient use of data bus
- **ï** Supports single transfers up to 1,024 words
- **ï** Address increment options allow packing and/or unpacking data

8.9 PWM

The PWM module supports the generation of up to 10 PWM waveforms, each with its own prescaler, to support a range of applications.

- **ï** 1 PWM module with 10 independent outputs
- **ï** Option for 1 channel to drive up to 1 channel driving the 10 outputs simultaneously
- Programmable 10-bit prescaler for eac.h channel
- **ï** 16-bit auto-reload down counter for each channel
- **ï** 16-bit compare register for each channel (toggling point in 1 full period)
- **ï** Predictable PWM initial output state for each channel (configurable initial waveform polarity - HIGH or LOW)
- **ï** Configurable level (HIGH or LOW) of PWM output when PWM is disabled
- **ï** Programmable overflow interrupt generation for each channel

8.10 Timers

Within the JN5189 there are several different timer blocks available. These timers are used in different ways as outlined here.

- **ï** Counter/Timers: The two blocks are the main functional timers for the application, running off a high speed clock and able to create interrupts from match registers.
- **ï** Watchdog Timer: slow speed timer with the ability to interrupt the processor or cause device reset. Often used to identify when application software is locked up or taking too long.
- **ï** Real-time clock: this block has two timers real time clock and high-resolution/wake-up timer. The real time clock has a 1Hz clock is often run continually as a clock. The high-resolution/ wake up timer is a simple counter that can generate an input to wake the device from sleep, deep-sleep and power-down. Maximum timeout is 64 seconds.
- **ï** Low Power Wake-up Timers: this block has two timers running on a 32kHz clock. Predominantly used to wake the device from power-down, with a maximum time period in excess of one year.
- Tick Timer: within the processor this is often used for a regular heart beat to trigger software scheduling.

The device has different power modes and the following table shows when the timers can be used.

Table 9. Allowed timer usage in different power modes

8.10.1 Counter/Timers

There are two Counter/Timer blocks that support a range of functions such as timers or counting events from an IO pin. The match registers allow for configurable interrupts when the counter reaches certain values. The match events can also be indicated on device pins.

8.10.1.1 Features

- **ï** 2 counter/timer instances, CT32B0 and CT32B1
- **ï** Each is a 32-bit counter/timer with a programmable 32-bit prescaler. Both timers include external capture and match pin connections
- **ï** Counter or timer operation
- **ï** For each timer, up to 2 32-bit capture channels that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt
- **ï** The timer and prescaler may be configured to be cleared on a designated capture event. This feature permits easy pulse-width measurement by clearing the timer on the leading edge of an input pulse and capturing the timer value on the trailing edge
- **ï** Four 32-bit match registers that allow:
	- **-** Continuous operation with optional interrupt generation on match
	- **–** Stop timer on match with optional interrupt generation
	- **–** Reset timer on match with optional interrupt generation
- **ï** For each timer with pin connections, up to 2 external outputs corresponding to match registers with the following capabilities:
	- **ñ** Set LOW on match
	- **ñ** Set HIGH on match
	- **-** Toggle on match
	- Do nothing on match
	- Two match registers can be used to trigger DMA transfers.

8.10.1.2 General description

Each counter/timer is designed to count cycles of the APB bus clock or an externally supplied clock and can optionally generate interrupts or perform other actions at specified timer values based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

Capture inputs: The capture signal can be configured to load the capture register with the value in the counter/timer and optionally generate an interrupt. The capture signal is generated by one of the pins with a capture function. Each capture signal is connected to one capture channel of the timer.

The counter/timer block can select a capture signal as a clock source instead of the APB bus clock.

Match outputs: When a match register equals the Timer Counter (TC), the corresponding match output can either toggle, go LOW, go HIGH, or do nothing.

Applications

- **•** Interval timer for counting internal events
- **ï** Pulse Width Modulator via match outputs
- **ï** Pulse Width Demodulator via capture input
- **ï** Free running timer

8.10.2 Watchdog timer

The purpose of the Watchdog Timer is to reset or interrupt the microcontroller within a programmable time if it enters an erroneous state. When enabled, a watchdog reset is generated if the user program fails to feed (reload) the Watchdog within a predetermined amount of time.

When a watchdog window is programmed, an early watchdog feed is also treated as a watchdog event. This allows preventing situations where a system failure may still feed the watchdog. For example, application code could be stuck in an interrupt service that contains a watchdog feed. Setting the window such that this would result in an early feed will generate a watchdog event, allowing for system recovery.

- **ï** Internally resets chip if not reloaded during the programmable time-out period
- **ï** Optional windowed operation requires reload to occur between a minimum and maximum time-out period, both programmable
- **ï** Optional warning interrupt can be generated at a programmable time prior to watchdog time-out
- **ï** Clock fed to the watchdog function is selectable from 32 kHz clock, 32 MHz clock and FRO 1 MHz clock, This selected clock can be optionally pre-scaled before input to the block.
- **ï** Programmable 24-bit timer with internal fixed pre-scaler
- **ï** Selectable time period
- "Safe" watchdog operation. Once enabled, requires a hardware reset or a watchdog reset to be disabled
- **ï** Incorrect feed sequence causes immediate watchdog event if enabled
- **ï** The watchdog reload value can optionally be protected such that it can only be changed after the "warning interrupt" time is reached
- **ï** Flag to indicate watchdog reset
- **•** The watchdog timer can be configured to run in Deep-sleep mode
- **ï** Debug mode

8.10.3 Real-Time Clock (RTC)

The Real-Time Clock provides two timers that are typically used as a Real-Time clock counter and a higher-resolution timer.

8.10.3.1 Features

- **ï** The RTC has the following clock inputs generated from the 32 kHz FRO or 32 kHz XTAL:
	- **ñ** 1 Hz clock for RTC timing
- $-$ 1 kHz clock for high-resolution RTC timing
- **ï** 32-bit, 1 Hz RTC counter and associated match register for alarm generation
- **ï** Separate 16-bit high-resolution/wake-up timer clocked at 1 kHz for 1 ms resolution giving a maximum time-out period of over one minute.
- **ï** RTC alarm and high-resolution/wake-up timer time-out each generate independent interrupt requests. Either time-out can wake up the part from Low-power modes (Sleep mode, Deep-sleep mode or Power-down mode)

8.10.3.2 General description

The RTC contains two timers:

ï Real time clock

The real-time clock is a 32-bit up-counter which can be cleared or initialized by software. Once enabled, it counts continuously at a 1 Hz clock rate as long as the device is powered up and the RTC remains enabled.

The main purpose of the RTC is to count seconds and generate an alarm interrupt to the processor whenever the counter value equals the value programmed into the associated 32-bit match register.

If the part is in one of the reduced-power modes (Sleep, Deep-sleep, Power-down) an RTC alarm interrupt can also wake up the part to exit the Power mode and begin normal operation.

ï High-resolution/wake-up timer

The time interval required for many applications, including waking the part up from a Low-power mode, will often demand a greater degree of resolution than the one-second minimum interval afforded by the main RTC counter. For these applications, a higher frequency secondary timer has been provided.

This secondary timer is an independent, stand-alone wake-up or general-purpose timer for timing intervals of up to 64 seconds with approximately one millisecond of resolution.

The high-resolution/wake-up timer is a 16-bit down counter which is clocked at a 1 kHz rate when it is enabled. Writing any non-zero value to this timer will automatically enable the counter and launch a countdown sequence. When the counter is being used as a wake-up timer, this write can occur just prior to entering a reduced power mode.

When a starting count value is loaded, the high-resolution/wake-up timer will turn on, count from the pre-loaded value down to zero, generate an interrupt and/or a wake-up command, and then turn itself off until re-launched by a subsequent software write.

8.10.4 Low Power Wake-up Timers

Two low power wake-up timers are available on the JN5189, driven from the 32 kHz internal clock. They may run in power-down mode when the majority of the rest of the device is powered down, to time low-power periods or other long period timings that may be required by the application. The wake-up timers do not run during deep power-down and may optionally be disabled in power-down mode through software control. When a wake-up timer expires, it typically generates an interrupt; if the device is in deep sleep or power down mode then the interrupt may be used as an event to end the low power mode. Features include:

- **ï** 28-bit and 41-bit down counter
- **ï** Optionally runs during power-down periods
- **ï** Clocked by 32 kHz system clock; either 32 kHz RC oscillator, or 32 kHz XTAL oscillator
- **ï** Time-out period in excess of 1 year is possible

A wake-up timer consists of a 28-bit or 41-bit down counter clocked from the selected 32 kHz clock. An interrupt or wake-up event can be generated when the counter reaches zero. On reaching zero, the counter will continue to count down until stopped, which allows the latency in responding to the interrupt to be measured. If an interrupt or wake-up event is required, the timer interrupt should be enabled before loading the count value for the period. Once the counter value has been loaded and the counter started, the count-down begins. The counter can be stopped at any time through software control - the counter will remain at the value that it contained when it was stopped and no interrupt will be generated. The status of the timers can be read to indicate if the timers are running and/or have expired; this is useful when the timer interrupts are masked.

8.11 USART

There are 2 USART interfaces to provide Synchronous and Asynchronous serial communications with external devices. A range of features and flexible baud rate control supports a range of applications.

- **ï** 2 USART interfaces, 1 with flow control
- **ï** 7, 8 or 9 data bits and 1 or 2 stop bits
- **ï** Synchronous mode with master or slave operation. Includes data phase selection and continuous clock option
- **ï** Multiprocessor/multidrop (9-bit) mode with software address compare
- **ï** RS-485 transceiver output enable
- **ï** Parity generation and checking: odd, even, or none
- **ï** Software selectable oversampling from 5 to 16 clocks in asynchronous mode
- **ï** One transmit and one receive data buffer
- **The USART function supports separate transmit and receive FIFO with 4 entries each**
- **RTS/CTS supported on one USART. This allows for hardware signaling for automatic** flow control. Software flow control can be performed using delta CTS detect, transmit disable control, and any GPIO as an RTS output
- **Break generation and detection**
- **ï** Receive data is 2 of 3 sample "voting". status flag set when one sample differs
- **ï** Built-in baud rate generator with auto-baud function
- **ï** A fractional rate divider is shared among all USARTs
- **Interrupts available for FIFO receive level reached, FIFO transmit level reached,** receiver idle, change in receiver break detect, framing error, parity error, overrun, underrun, delta CTS detect, and receiver sample noise detected
- **ï** Loopback mode for testing of data and flow control
- **USART transmit and receive functions can operate with the system DMA controller**
ï Special operating mode allows operation at up to 9600 baud using the 32 kHz RTC oscillator as the USART clock. This mode can be used, with USART0, while the device is in Power-down mode and can wake-up the device when a character is received

8.12 Serial Peripheral Interfaces-bus (SPI-bus)

The SPI-bus allows high-speed synchronous data transfer between the JN5189 and peripheral devices. Two SPI-buses are supported which can independently operate as a master or slave to support a range of system configurations.

- **ï** 2 SPI-bus interfaces: SPI0 and SPI1 can be both configured as master or slave interfaces
- **ï** Data transmits of 1 to 16 bits supported directly. Larger frames supported by software
- **ï** The SPI-bus function supports separate transmit and receive FIFOs with 4 16-bit entries each
- **ï** Support DMA transfers: SPIn transmit and receive functions can operate with the system DMA controller
- **ï** Data can be transmitted to a slave without the need to read incoming data. This can be useful while setting up an SPI-bus memory
- **ï** Up to 3 slave select input/outputs with selectable polarity and flexible usage

Remark: Texas Instruments SSI and National Microwire modes are not supported.

8.13 I2C-bus interfaces

The JN5189 supports the industry standard I²C-bus, a 2-wire synchronous serial interface that can operate as a master or slave, providing a simple and efficient method of data exchange between devices. The system uses serial data and clock to perform bidirectional data transfers.

- 2 I²C-bus interfaces, one with I²C compliant IO cells
- Independent master, slave and monitor functions
- **ï** Bus speeds supported:
	- Standard mode, up to 100 kbits/s
	- **-** Fast-mode, up to 400 kbits/s
	- **–** Fast-mode Plus, up to 1 Mbits/s (on specific I²C-bus pins)
	- High speed mode, 3.4 Mbits/s as a slave only (on specific I²C-bus pins)
- **ï** Supports both multi-master and multi-master with slave functions
- **ï** Multiple I2C-bus slave addresses supported in hardware
- **ï** One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I2C-bus addresses
- 10-bit addressing supported with software assist
- **ï** Supports System Management Bus (SMBus)
- **ï** Separate DMA requests for master, slave, and monitor functions
- **ï** No chip clocks are required in order to receive and compare an address as a slave, so this event can wake up the device from Power-down mode with I²C0

ï Automatic modes optionally allow less software overhead for some use cases

8.14 DMIC interface

The DMIC subsystem supports mono or dual-channel digital PDM microphones Additionally, hardware voice activity detector (HWVAD), is provided to support low power voice applications.

- **ï** DMIC (dual/stereo digital microphone interface)
	- **PDM (Pulse-Density Modulation) data input for left and/or right channels on 1 or 2** buses.
	- **Flexible decimation.**
	- **-** 16 entry FIFO for each channel.
	- DC blocking or unaltered DC bias can be selected.
	- **-** Data can be transferred using DMA
- **ï** HWVAD (Hardware-based voice activity detector):
	- Optimized for PCM signals with 16 kHz sampling frequency.
	- **-** Configurable detection levels.
	- Noise envelope estimator register output for further software analysis

8.15 12-bit general purpose ADC

The JN5189 has a 12-bit, multi-channel, general purpose ADC. Sampling is controlled by a configurable sequencer that can support a range of sampling options. With connections to the DMA sub-system complex applications using the ADC are possible.

- **ï** Conversion rate 190 ksamples/s (Max.) for 12-bit resolution
- **ï** Single-ended analog input mode
- **ï** 8 input channels, (6 external, 1 internal temperature sensor, 1 internal supply voltage monitoring)
- **ï** Selectable (max 32 clock-cycles) sampling time
- **ï** Power-down mode performing minimal power dissipation
- **ï** Peak to peak single-ended input range from 0 V to 3.6 V
- INL (Integral Non Linearity), full scale: \pm 1.1 LSB typ.
- DNL (Differential Non Linearity): ± 0.85 LSB typ.
- **ï** ENOB (Effective Number Of Bit), 10% 90% full scale, Fin = 25 kHz: 10.5 typ.
- **ï** SNR (Signal to Noise Ratio), Fin = 25 kHz: 65 dB typ.
- **THD (Total Harmonic Distortion), 10% 90% full scale, Fin = 25 kHz: -70 dB typ.**
- **ï** SFDR (Spurious Free Dynamic Range), 10% 90% full scale, Fin = 25 kHz: 75 dB typ.
- **ï** A sequencer to control use of ADC
	- **-** Sequencer triggered by software or PINT function, or PWM signal
	- **-** Sample any combination of the 8 ADC channels
	- **ñ** Digital comparator function with two pairs of configurable low and high thresholds
	- **-** Associate each ADC channel to one pair of low/high thresholds
- **–** Single step and bursts
- \blacksquare Interrupts for data available, data overrun, threshold events

8.16 Temperature sensor

The JN5189 provides a temperature sensor which is connected to one of the ADC channels. It provides an application with a temperature measurement.

- **ï** calibrated to give accurate measurement
- **•** simple to use with software driver

8.17 Analog comparator

The JN5189 provides an analog comparator that can compare two device pins or one pin against an internal reference.

- **ï** 1 analog comparator with 2 external inputs
- **ï** The negative source of the comparator can be set to an internal bandgap reference
- **ï** Can be enabled/disabled to save power
- **ï** Can be used to wake-up the device, from sleep, deep-sleep or power-down
- **ï** Rail to rail inputs
- **ï** The comparator provides 2 power modes to compromise between speed and power consumption
- The external pins can be routed to the $+$ or $-$ inputs of the comparator
- **ï** Hysteresis can be set to 0 mV or 40 mV
- **ï** The comparator output can be routed to an GPIO

8.18 Infra-Red Modulator

The Infra-red modulator can generate patterns suitable to drive an infra-red source, The modulator is configurable to support several different IR protocols.

- **ï** 1 Infra-Red modulator instance
- **ï** Support Phillips RC5, RC6 & RCMM protocols
- **ï** Support SONY SIRC protocol
- **ï** Support 36 kHz sub-carrier frequency
- **ï** Support 40 kHz sub-carrier frequency

8.19 Serial Wire Debug (SWD)

Debug and trace functions are integrated into the Arm Cortex-M4. Serial wire debug and trace functions are supported. The Arm Cortex-M4 is configured to support up to 8 breakpoints and 4 watch points.

8.19.1 Features

- **ï** Supports Arm Serial Wire Debug mode for Cortex-M4
- **ï** Trace port provides Cortex-M4 CPU instruction trace capability. Output via a serial wire viewer
- **ï** Direct debug access to all memories, registers, and peripherals
- **ï** No target resources are required for the debugging session
- **ï** Breakpoints: the Cortex-M4 includes 8 instruction breakpoints that can also be used to remap instruction addresses for code patches. Two literal comparators that can also be used to remap addresses for patches to literal values.
- **ï** Watchpoints: the Cortex-M4 includes 4 data watchpoints that can also be used as triggers
- **ï** Instrumentation Trace Macrocell allows additional software controlled trace for the Cortex-M4

8.19.2 Basic configuration

The serial wire debug pins are enabled by default.

8.20 Wireless transceiver

The wireless transceiver comprises a 2.4 GHz radio, modem, a baseband processor and PHY controller. These blocks, with protocol software provided as a library, implement an IEEE802.15.4 standards-based wireless transceiver that transmits and receives data over the air in the unlicensed 2.4 GHz band. To support the IEEE802.15.4 protocol an AES engine is also provided, in the JN5189, to accelerate the required encryption features.

The main features of the radio are:

- Single ended shared RF input for receive and transmit operations
- **ï** Each power domain has its own independent LDO
- **ï** A low noise PLL serving either the receiver or the transmitter. A 2-point modulation is used in TX

The single-ended antenna is connected to the integrated transformer. The integrated transformer has 2 outputs, one for the receive chain one for the TX chain.

The RX chain consists in an LNA, a mixer, an IF amplifier, an anti-aliasing filter and an ADC.

The LNA has some gain steps that are controlled by the AGC system.

The IF amplifier is the first gain stage after the mixer and provides some filtering. It has some gain steps that are controlled by the AGC system.

The anti-aliasing filter is the main channel filter. It also provides some gain steps that are controlled by the AGC system.

On the transmit side, the PA is built as 2 main blocks: one containing the RF pre-driver, one containing the power amplifier. The power amplifier has its own high power LDO.

The 32 MHz crystal oscillator provides the frequency synthesizer with a reference frequency. The synthesizer contains programmable feedback dividers, phase detector, charge pump and internal Voltage Controlled Oscillator (VCO). The VCO has no external components, and includes calibration circuitry to compensate for differences in internal component values due to process and temperature variations. The VCO is controlled by a Phase-Locked Loop (PLL) that has an internal loop filter. A programmable charge pump is also used to tune the loop characteristic.

The radio when enabled is automatically calibrated for optimum performance.

2 DIO pins can optionally be used to provide control signals for RF circuitry (e.g. switches and PA) in high-power range extenders. DIOx/RFTX is asserted when the radio is in the transmit state and similarly, DIOy/RFRX is asserted when the radio is in the receiver state.

8.20.1 Radio features

- \cdot 50 Ω single ended input (no external balun required)
- **ï** Flexible output power up to +11 dBm, programmable with 46 dB range
- **ï** IEEE 802.15.4 Sensitivity level -100 dBm
- **ï** Excellent linearity and phase noise to improve co-existence with WiFi interferences
- **ï** Ultra-fast AGC strategy
- **ï** Radio consumption in RX mode 4.3 mA
- **ï** Radio consumption in TX mode at 0 dBm: 7.36 mA
- **ï** Radio consumption in TX mode at +10 dBm: 20.28 mA
- **•** Antenna diversity control
- **ï** Option to use one or two GPIOs to control external LNA / PA devices

8.20.2 Modem

The modem performs all the necessary modulation and spreading functions required for digital transmission and reception of data at 250 kbits/s in the 2.4 GHz radio frequency band in compliance with the IEEE802.15.4 standard.

Features provided to support network channel selection algorithms include Energy Detection (ED), Link Quality Indication (LQI) and fully programmable Clear Channel Assessment (CCA).

The modem provides a digital Receive Signal Strength Indication (RSSI) that facilitates the implementation of the IEEE802.15.4 ED function and LQI function. The ED and LQI are both related to receiver power. LQI is associated with a received packet, whereas ED is an indication of signal power-on air at a particular moment.

The CCA capability of the modem supports all modes of operation defined in the IEEE802.15.4 standard, namely Energy above ED threshold, Carrier Sense and Carrier Sense and/or energy above ED threshold.

8.20.3 Baseband processor

The baseband processor provides all time-critical functions of the IEEE802.15.4 MAC layer. Dedicated hardware guarantees air interface timing is precise. The MAC layer hardware/software partitioning enables software to implement the sequencing of events required by the protocol and to schedule timed events with millisecond resolution, and the hardware to implement specific events with microsecond timing resolution. The protocol software layer performs the higher-layer aspects of the protocol, sending management and data messages between End Device and Co-ordinator nodes, using the services provided by the baseband processor.

8.20.3.1 Transmit

A transmission is performed by software writing the data to be transferred into the TX frame buffer in RAM, together with parameters such as the destination address and the number of retries allowed, as well as programming one of the protocol timers to indicate the time at which the frame is to be sent. This time will be determined by the software tracking the higher-layer aspects of the protocol such as superframe timing and slot boundaries. Once the packet is prepared and protocol timer set, the supervisor block controls the transmission. When the scheduled time arrives, the supervisor controls the sequencing of the radio and modem to perform the type of transmission required, fetching the packet data directly from RAM. It can perform all the algorithms required by IEEE802.15.4 such as CSMA/CA without processor intervention including retries and random back-offs.

When the transmission begins, the header of the frame is constructed from the parameters programmed by the software and sent with the frame data through the serializer to the modem. At the same time, the radio is prepared for transmission. During the passage of the bit-stream to the modem, it passes through a CRC checksum generator that calculates the checksum on-the-fly, and appends it to the end of the frame.

8.20.3.2 Reception

During reception, the radio is set to receive on a particular channel. On receipt of data from the modem, the frame is directed into the RX frame buffer in RAM where both header and frame data can be read by the protocol software. An interrupt may be provided on receipt of the frame. An additional interrupt may be provided after the transmission of an acknowledgement frame in response to the received frame, if an acknowledgement frame has been requested and the auto acknowledge mechanism is enabled. As the frame data is being received from the modem, it is passed through a checksum generator; at the end of the reception the checksum result is compared with the checksum at the end of the

message to ensure that the data has been received correctly. During reception, the modem determines the Link Quality, which is made available at the end of the reception as part of the requirements of IEEE 802.15.4.

8.20.3.3 Auto acknowledge

Part of the protocol allows for transmitted frames to be acknowledged by the destination sending an acknowledge packet within a very short window after the transmitted frame has been received. The baseband processor can automatically construct and send the acknowledgment packet without processor intervention and hence avoid the protocol software being involved in time-critical processing within the acknowledge sequence. The baseband processor can also request an acknowledge for packets being transmitted and handle the reception of acknowledged packets without processor intervention.

8.20.3.4 Security

The transmission and reception of secured frames using the Advanced Encryption Standard (AES) algorithm is handled by the stack software. The baseband processor and modem does not perform any encryption or decryption. To transmit an encrypted packet, the data in the packet must be encrypted and written into the RAM and then the baseband processor can be directed to transmit the encrypted data. Similarly, in receive, the encrypted data is written into the RAM by the baseband processor. The stack software must then perform the decryption.

The AES engine provided on chip supports hardware accelerated AES operations and can be used by the stack software or the application.

8.20.4 Antenna diversity

Antenna diversity is a technique that maximizes the performance of an antenna system. It allows the radio to switch between two antennas that have very low correlation between their received signals. Typically, this is achieved by spacing two antennae around 0.25 wavelengths apart or by using two orthogonal polarizations. So, if performance is poor, the radio system can switch to the other antenna, with a different probability of success.

In Zigbee or Thread operation, using transmit diversity mode, if a packet is transmitted and no acknowledgment is received, the radio system can switch to the other antenna for the retry. Alternatively, antenna diversity can be enabled so that antenna switching will occur in receive mode when waiting for a packet. Receive diversity operates a combined HW timer and SW power threshold mode. In general, the antenna is switched every 60 ms. However, if two preamble symbols are detected, then the antenna switching stops; the software will check whether the signal strength exceeds a threshold. If the signal is too weak, then the antenna selected is switched and the automatic switching will restart. If the signal is strong, the packet reception will continue. The overall system performance depends upon various factors such as the attenuation / isolation between the two antennas, the RF characteristics of the signals received on each antenna.

The JN5189 provides an output (ADO) on DIO7, DIO9 or DIO19 that is asserted on odd numbered retries and optionally its complement (ADE) on DIO6, that can be used to control an antenna switch; this enables antenna diversity to be implemented easily (see the following two figures).

Fig 9. Antenna diversity ADO and ADE signals for TX with acknowledgment

If only one DIO pin can be used, then either ADE or ADO can be connected to the first switch control pin and the same signal inverted on the second pin with an inverter on the PCB.

8.21 AES engine

The AES provides an on-chip hardware AES encryption and decryption engine to protect the image content and to accelerate processing for data encryption or decryption, data integrity, and proof of origin. Data can be encrypted or decrypted by the AES engine using the secret encrypted key in the OTP or a software supplied key

- **ï** 1 instance of Advanced Encryption Standard (AES)
- **ï** Support 128-bit keys for encryption and decryption
- **ï** Support 192-bit keys for encryption and decryption
- **ï** Support 256-bit keys for encryption and decryption
- **•** Support for several protocols
- **ECB (Electronic Code Book)**
- **CBC (Cipher Block Chaining)**
- **ñ** CFB (Cipher Feedback)
- **ñ** OFB (Output Feedback)
- CTR (Counter)
- **ï** DMA support with DMA triggers for input data and output data

8.22 SPI-bus Flash Interface (SPIFI)

The SPI-bus Flash Interface provides support for a master Quad SPI-bus capable of interfacing to a range of SPI devices for high throughput transfer of data between the JN5189 and an external device, such as a memory device.

- **ï** 1 Quad SPI-bus Flash Interface (SPIFI) interface to external flash.
- **ï** Supports 1-bit, 2-bit, and 4-bit bidirectional serial protocols
- **ï** Half-duplex protocol compatible with various vendors and devices
- **ï** Operates at up to 32 MHz
- **ï** DMA support for transferring data to and from the SPIFI module

8.23 Hash module

The Hash function creates a fixed size signature from a block of data. It can be used as part of a scheme to check if data corruption has occurred.

- **ï** Support SHA-1
- **ï** Support SHA-256
- **ï** DMA support for efficient operation

8.24 ISO7816 smart card interface

The ISO smart card interface block, with suitable external analogue device, can support Smart Card reader applications.

- **ï** Compliant with ISO7816 standard
- **ï** Support of class A (5 V), Class B (3 V) and Class C (1.8 V) contact smart cards
- **ï** Support of ISO7816 UART interface
- **ï** Supports the asynchronous protocols (T=0 and T=1) in accordance with ISO7816
- **•** Supports synchronous cards

8.25 Random Number Generator

The JN5189 integrates a random number generator (RNG) for security purposes. The RNG generates, with suitable software, true non-deterministic random numbers for generating keys, initialization vectors and other random number requirements.

8.26 NTAG I2C

See [Table 2](#page-3-0) for parts that have NTAG I²C plus device; this is the NXP device NT3H2211. For devices supporting the internal NTAG device, two device pins are used to connect the JN5189 to the external NFC antenna and matching components. Internally a dedicated I2C interface is used to communicate to the NTAG tag. The NFC tag can be accessed via the NFC antenna even when the device is not powered. One use of the feature is to allow commissioning of a device before it is installed. The field detect line from the NTAG is able to interrupt the processor in active mode and also cause wake-up from all power down modes.

8.26.1 Features

- **ï** RF interface NFC forum type 2 tag compliant, operating frequency of 13.56 MHz
- **ï** Data transfer of 106 kbit/s
- **ï** Operating distance of up to 100 mm (depending on various parameters, such as field strength and antenna geometry)
- **ï** 4 bytes (one page) written including all overhead in 4.8 ms via EEPROM or 0.8 ms via SRAM (Pass-through mode)
- **ï** Data integrity of 16-bit CRC, parity, bit coding, bit counting
- **•** True anticollision
- **ï** Unique 7 byte serial number (cascade level 2 according to ISO/IEC 14443-3)
- **ï** Tag Memory: 1912 bytes freely available with User Read/Write area (478 pages with 4 bytes per pages)
- **ï** Field programmable RF read-only locking function with static and dynamic lock bits configurable from both I2C-bus and NFC interfaces
- **ï** 64 bytes SRAM volatile memory without write endurance limitation
- **ï** Data retention time of 20 years
- **ï** Write endurance 200,000 cycles
- **ï** I2C-bus slave interface supports standard (100 kHz) and Fast (up to 400 kHz) mode
- **ï** 16 bytes (one block) written in 4.5 ms (EEPROM) or 0.4 ms (SRAM Pass-through mode) including all overhead
- **ï** Configurable field detection pin that can be triggered upon the following events:
	- $ightharpoonup$ A RF field presence
	- The first start-of-frame
	- The selection of the tag only
- **ï** 64 byte SRAM buffer for fast transfer of data (Pass-through mode) between the RF and the I2C-bus interfaces located outside the user memory
- **ï** Wake up signal at the field detect pin when:
	- New data has arrived from one interface
	- **ñ** Wake up possible from sleep, deep-sleep, power-down and deep power-down
	- Data has been read by the receiving interface
- **ï** Clear arbitration between RF and I2C-bus interfaces:
	- **–** First come, first serve strategy
- $\overline{}$ Status flag bits to signal if one interface is busy writing to or reading data from the EEPROM
- **ï** Fast read command for faster data reading
- **ï** Security:
	- **-** Manufacturer-programmed 7-byte UID for each device
	- **–** Capability container with one time programmable bits
	- **ñ** Field programmable read-only locking function per page (per 32 pages for the extended memory section)
	- **ECC-based originality signature**
	- **ñ** 32-bit password protection to prevent unauthorized memory operations from NFC perspective may be enabled for parts of, or complete memory
	- Access to password protected data area may be restricted from I²C perspective
	- Pass-through and mirror mode operation may be password protected
	- **-** Protected data can be safeguarded against limited number of negative password authentication attempts

8.26.2 General description

The internal NTAG I²C-bus is offering a contactless interface to JN5189T/JN5188T. That passive NFC Forum compliant contactless interface can communicate with JN5189T/JN5188T microcontroller through a dedicated internal I²C-bus interface.

An SRAM mapped into the memory allows a fast data transfer between the NFC antenna and the $12C$ -bus interface and vice versa, without the write cycle limitations of the EEPROM memory.

The NTAG I²C-bus features a configurable field detection pin, which provides a trigger to the microcontroller depending on the activities at the NFC interface.

Remark: To support the energy harvesting and power the platform through the NFC field, an external NTAGPlus must be populated on the target board.

9. Application design-in information

9.1 JN5189 module reference designs

For customers wishing to integrate the JN5189 device directly into their system, NXP provides a range of Module Reference Designs.

To ensure the correct performance, it is strongly recommended that where possible the design details provided by the reference designs are used in their exact form for all end designs; this includes component values, pad dimensions, track layouts etc. In order to minimize all risks, it is recommended that the entire layout of the appropriate reference module, if possible, be replicated in the end design.

For full details, see web site or Contact technical support.

9.2 Schematic diagram

The PCB schematic and layout rules detailed in this data sheet must be followed. Failure to do so will likely result in the JN5189 failing to meet the performance specification detailed in this data sheet and the worst case may result in the device not functioning in the end application.

A schematic diagram of the reference module is shown in [Figure 10](#page-48-0). Details of component values and PCB layout constraints can be found in [Table 10](#page-49-0).

The paddle should be connected directly to ground. Any pads that require connection to ground should do so by connecting directly to the paddle.

The JN5189 will enter UART programming mode if IN System Programming Entry (PIO5) pin 8 is low during RESET release.

The preferred communication interface is USART0 pins (PIO8/USART0_TXD pin11 and PIO9/USART0_RXD pin12).

For single-ended antennas or connectors, a balun is not required. However, an external filtering is needed. In receiver, the RFIO pin shows a 50 Ω impedance and external filtering (R5, C25, L2, C24) is needed in transmission to filter efficiently harmonics. These components are critical and must be placed close to the JN5189 pins and analog ground.

The reference PCB is designed to present an accurate match to a 50 Ω resistive network as well as provide a DC path to the final output stage or antenna. Users wishing to match to other active devices such as amplifiers must design their networks to match to 50 Ω at the output of the JN5189.

JN5189 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020-2021. All rights reserved.

The paddle must be connected directly to the ground. Any pads that require connection to the ground should do so by connecting directly to the paddle.

Table 10. Component descriptions about [Figure 10](#page-48-0)

Component	Function	Value	Note						
RF									
C ₂₄	RF filtering capacitor	1.2 pF	COG type						
C ₂₅	RF filtering capacitor	2 pF	COG type						
L2	RF filtering inductor	3.3 nH	MURATA (LQW15AN3N3B)						
R ₅	Optional RF tuning area	Ω	Not needed on ref design. Maybe needed to put an inductor for RF path tuning						
		Power							
C ₁	Power source decoupling	$10 \mu F$	MURATA (GRM21BR71A106KA73L)						
C ₁₀	Power source decoupling	100 nF	Locate less than 5mm from U1 pin 28						
C ₁₂	Power source decoupling	47 pF	COG type						
L4	DC-DC feedback filter inductor	$4.7 \mu H$	TDK (MLZ2012M4R7H)						
C ₁₉	DC-DC feedback filter capacitor	$10 \mu F$	X7R MURATA (GRM21BR71A106KA73L)						
C ₁₃	Radio and PMU decoupling	100 nF	Locate less than 5mm from U1 pins32/35						
C14	Radio and PMU decoupling	47 pF	COG type						
C ₁₁	DigitL4 and IO power decoupling	100 nF	Locate less than 5mm from U1 pin 20						
		Clock							
Y1	32 MHz crystal	32 MHz, 6 pF	NDK (NX2016SA 32 MHZ EXS00A-CS11213 6 pF)						
X2	32.768 kHz crystal (option)	32.768 kHz, 6 рF	NDK (NX2012SA 32.768 kHZ EXS00A-MU01089 6pF)						
C ₂₀ -C ₂₁	optional 32.768 kHz crystal load capacitance	NC							

10. Limiting values

Table 11. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Table 11. Limiting values *...continued*

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{ESD}	Electrostatic discharge voltage	HBM	$[2]$		3000	
		CDM	$[3]$		500	
$t_{\rm s}$	Max. V _{BAT} slope	Ambient temperature: -40 °C	$[4]$			V/ms
		V_{BAT} from 0 V up to +3.6 V				

[1] Primary input of RF transformer connected to the ground. No DC voltage.

[2] Testing for HBM discharge is performed as specified in JEDEC Standard JS-001.

[3] Testing for CDM discharge is performed as specified in JEDEC Standard JESD22-C101.

[4] Risk of physical damage if the V_{BAT} slope is out of this specification

11. Recommended operating conditions

Table 12. Operating conditions

12. Thermal characteristics

Table 13. Thermal characteristics

13. Static characteristics

13.1 Power consumption in Low-power mode

Table 14. Typical current consumption in Low-power mode characteristics

 V_{BAT} = 1.9 V to 3.6 V, T_{amb} = 25 °C

[1] Values achieved when application uses the optimized voltage configuration for power down. Any additional 4 KB RAM increases leakage current in typical condition by 105 nA.

[2] Will be added to the power down current consumption if used.

[3] Need to have retention on RAMBank7 (4 KB).

13.2 Power consumption in Active mode

Table 15. Typical current consumption in Active mode characteristics

 V_{BAT} = 1.9 V to 3.6 V, T_{amb} = 25 °C.

Table 16. Typical CPU current consumption characteristics

 V_{BAT} = 1.9 V to 3.6 V, T_{amb} = 25 °C.

[1] Radio and Modem are powered off. FRO at 32 kHz, XO at 32 kHz and XO at 32 MHz are powered off. FRO48M, FRO32M and FRO12M are on. Current consumption including FRO at 1 MHz, FRO at 192 MHz and Flash read access. All unused peripheral clocks are disabled. All unused IOs are in input mode.

13.3 IO characteristics

Table 17. IO characteristics

 V_{DD} = 1.9 V to 3.6 V, T_j = -40 °C to +125 °C, unless otherwise specified.

Table 17. IO characteristics ...continued

 V_{DD} = 1.9 V to 3.6 V, T_j = -40 °C to +125 °C, unless otherwise specified.

[1] All PIO except RSTN (reset), PIO10 and PIO11 (I²C function).

[2] PIO 0 to 9 and 12 to 16.

[3] PIO 17 to 21.

[4] Values from simulation.

[5] PIO 10 and 11. IO cell in GPIO mode.

14. Dynamic characteristics

14.1 AC characteristics

14.1.1 Reset and Supply Voltage Monitor

Table 18. Externally applied reset

 V_{DDE} = 1.9 V to 3.6 V, T_j = -40 °C to +125 °C, unless otherwise specified.

Table 18. Externally applied reset ... continued

 V_{DDE} = 1.9 V to 3.6 V, T_j = -40 °C to +125 °C, unless otherwise specified.

[1] Assumes internal pull-up resistor value of 100 k Ω worst case and \approx 5 pF external capacitance.

- [2] Minimum voltage to avoid being reset.
- [3] Device setting from reset

14.1.2 Analog to Digital Converters

Table 19. Analog to Digital Converters

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = -40 °*C* to +125 °*C; unless otherwise specified.*</sub>

 $[1]$ With $x = 0, 1, 2, 3, 4,$ or 5.

14.1.3 Comparator

Table 20. Comparator

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = −40 °C to +125 °C; unless otherwise specified.</sub>

[1] Response time to trigger caused by square wave input.

14.1.4 32 kHz free running oscillator

Table 21. 32 kHz free running oscillator

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = -40° C to +125°*C*; unless otherwise specified.</sub>

14.1.5 1 MHz free running oscillator

Table 22. 1 MHz free running oscillator

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = -40° C to +125°*C*; unless otherwise specified.</sub>

14.1.6 32 kHz crystal oscillator

Table 23. 32 kHz crystal oscillator

*V*_{DDE} = 1.9 *V* to 3.6 *V*; T_j = −40°*C* to +125°*C*; unless otherwise specified.

14.1.7 32 MHz crystal oscillator

Table 24. 32 MHz crystal oscillator

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = −40°*C* to +125°*C*; unless otherwise specified.</sub>

14.1.8 High-speed free running oscillator

Table 25. High-speed free running oscillator

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = -40° C to +125°*C*; unless otherwise specified.</sub>

14.1.9 Temperature sensor

Table 26. Temperature sensor

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = -40° C to +125 $^{\circ}$ C; unless otherwise specified.</sub>

14.2 Flash memory

Table 27. Flash memory

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = −40 °C to +125 °C; unless otherwise specified.</sub>

Table 27. Flash memory

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = −40 °C to +125 °C; unless otherwise specified.</sub>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Lerase	Erase time	1 Page (512 Bytes)		1.878	$\overline{}$	ms
t _{blank}	Blank status time	1 Page (512 Bytes)		2 ¹	___	μS
L prog	Programming time	1 Page (512 Bytes)		1.09	$\overbrace{\hspace{15em}}$	ms

[1] Number of erase/program cycles, for Junction temperature range -40°C to 85°C

[2] Number of erase/program cycles, for Junction temperature range -40°C to 125°C

14.3 IO pins

Table 28. Dynamic characteristic: I/O pins[1]

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = −40 °C to +125 °C; unless otherwise specified.</sub>

[1] Simulated data.

[2] PIO I²C values are for PIO10 and PIO11. IO cell in GPIO mode. Slow speed is EHS=0; Fast speed is EHS=1

- [3] Values are for PIO17-21. Slow speed is $SLEW(1:0) = 00b$. Fast speed is $SLEW(1:0) = 11b$
- [4] Values are for PIO0-9 and PIO12-16. Slow speed is $SLEW(1:0) = 00b$. Fast speed is $SLEW(1:0) = 11b$
- [5] Pin capacitance load = 10 pF
- [6] The slew rate is configured in the IOCON block. See JN5189(T)/JN5188(T) User Manual.

14.4 Wake-up timing

Table 29. Wake-up timing

*V*_{*DDE}* = 1.9 *V* to 3.6 *V*; T_j = −40 °C to +125 °C; unless otherwise specified.</sub>

[1] Time to start of executing simple application.

14.5 SPI timing

Table 30. SPI master timing

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 10 pF balanced loading on all pins; Input slew *= 1 ns; SLEW set to standard mode for all pins; Parameters samples at the 90% and 10% level of the rising or falling edge.*

Table 30. SPI master timing

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 10 pF balanced loading on all pins; Input slew *= 1 ns; SLEW set to standard mode for all pins; Parameters samples at the 90% and 10% level of the rising or falling edge.*

[1] Pre-delay can be configured to increase this time in steps of 1 SCK cycle

[2] Post-delay can be configured to increase this time in steps of 1 SCK cycle

Table 31. SPI slave timing

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 10 pF balanced loading on all pins; Input slew *= 1 ns; SLEW set to standard mode for all pins; Parameters samples at the 90% and 10% level of the rising or falling edge.*

[1] Pre-delay can be configured to increase this time in steps of 1 SCK cycle

[2] Post-delay can be configured to increase this time in steps of 1 SCK cycle

14.6 USART timing

Table 32. USART master timing (in synchronous mode)

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 30 pF balanced loading on all pins; Input slew *= 1 ns; SLEW set to standard mode for all pins; Parameters samples at the 90% and 10% level of the rising or falling edge.*

Table 33. USART slave timing (in synchronous mode)

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 30 pF balanced loading on all pins; Input slew *= 1 ns; SLEW set to standard mode for all pins; Parameters samples at the 90% and 10% level of the rising or falling edge.*

14.7 SPIFI timing

Table 34. SPIFI timing

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 10 pF balanced loading on all pins; EHS=1 *for all pins; Parameters samples at the 90% and 10% level of the rising or falling edge; simulated values.*

14.8 PWM timing

Table 35. PWM timing

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 10 pF balanced loading on all pins; Input slew *= 1ns; SLEW set to standard mode for all pins; parameters samples at the 90% and 10% level of the rising or falling edge; simulated skew (over process, voltage and temperature) of any two PWM output signals; values guaranteed by design.*

14.9 DMIC timing

Table 36. DMIC timing

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; CL = 10 pF balanced loading on all pins; Input slew *= 1ns; SLEW set to standard mode for all pins; parameters samples at the 90% and 10% level of the rising or falling edge; bypass bit = 0; based on simulated values and for 1.9 V to 3.6 V.*

14.10 ISO7816

Table 37. Clock of ISO7816

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; guaranteed by design; Not tested in production.

Table 38. Input output of ISO7816

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; guaranteed by design; Not tested in production.

14.11 I2C timing

Table 39. I2C timing

 $[1]$ t_{HD};DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[2] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

- [3] The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf.
- [4] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.
- [5] The maximum t_{HD};DAT could be 3.45 μ s and 0.9 μ s for Standard-mode and Fast-mode but must be less than the maximum of t_{VD};DAT or t_{VD};ACK by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [6] t_{SU} ;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [7] A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement t_{SU} ;DAT = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr(max) + $t_{SU};$ DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
- [8] Valid for I²C IO cells. When I²C functionality is supported on standard IO cells this Min time is 0.

14.12 GPIO pin timing

Table 40. GPIO pin timing

*V*_{DDE} = 1.9 V to 3.6 V; T_j = −40 °C to +125 °C; unless otherwise specified; Input slew = 1 ns; parameters samples at the 90% *and 10% level of the rising or falling edge.*

[1] This is the minimum pulse width that is quaranteed to pass through the pin synchronization circuitry in run modes (Min CPU clock at 12 MHz)

- [2] The greater of synchronous and asynchronous timing must be met
- [3] This is the minimum pulse width that is guaranteed to be recognized

14.13 Radio transceiver

This JN5189 meets all the requirements of the IEEE 802.15.4 standard over 1.9 V to 3.6 V and offers the improved RF characteristics shown in [Table 42](#page-69-0). All RF characteristics are measured single ended.

This part also meets the following regulatory body approvals, when used with NXP's Module Reference Designs. Compliant with *FCC part 15 rules, IC Canada and ETSI ETS 300-328*, refer to the JN5189 Module Reference Design package on the Wireless Connectivity area of the NXP web site [Ref. 2](#page-85-0).

The PCB schematic and layout rules detailed in Section 9 "Application design-in [informationî](#page-47-0) must be followed. Failure to do so will likely result in the JN5189 failing to meet the performance specification detailed herein and worst case may result in device not functioning in the end application.

Table 41. RF port characteristics

Single-ended; Impedance = 50 Ω *; V_{DD} = 1.9 V to 3.6 V; T_j = -40°C to +125°C; unless otherwise specified.*

Table 42. Radio transceiver characteristics: +25 °**C**

VDD = 1.9 V to 3.6 V; unless otherwise specified.

Table 42. Radio transceiver characteristics: +25 °C ...continued

Table 42. Radio transceiver characteristics: +25 °C *...continued*

*V*_{DD} = 1.9 *V* to 3.6 *V*; unless otherwise specified.

[1] Considering an integrated BW of 2 MHz, and a minimum SNR of 4 dB for the demodulator.

- [2] Interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a modulated interferer as per IEEE 802.15.4.
- [3] Proprietary mode interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a proprietary mode interferer.
- [4] CW Interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a CW interferer.
- [5] The intermodulation protection level is the difference between the wanted channel power and one of the two interferers power. Both interferers are modulated as per IEEE 802.15.4 and have the same power.
- [6] This RSSI variation over temperature is obtained with the use of the embedded thermometer and the integrated API (see application note).

Table 43. Radio transceiver characteristics: -40 °**C**

VDD = 1.9 V to 3.6 V; unless otherwise specified.

Table 43. Radio transceiver characteristics: -40 °C ...continued

VDD = 1.9 V to 3.6 V; unless otherwise specified.

Table 43. Radio transceiver characteristics: -40 °C ...continued

VDD = 1.9 V to 3.6 V; unless otherwise specified.

Table 43. Radio transceiver characteristics: -40 °C ...continued

 V_{DD} = 1.9 V to 3.6 V; unless otherwise specified.

[1] Considering an integrated BW of 2 MHz, and a minimum SNR of 4 dB for the demodulator.

- [2] Interference rejection is defined as the value, when 1% PER is seen with the wanted signal 3 dB above sensitivity, with a modulated interferer as per IEEE 802.15.4.
- [3] Proprietary mode interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a proprietary mode interferer.
- [4] CW Interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a CW interferer.
- [5] The intermodulation protection level is the difference between the wanted channel power and one of the two interferers power. Both interferers are modulated as per IEEE 802.15.4 and have the same power.
- [6] This RSSI variation over temperature is obtained with the use of the embedded thermometer and the integrated API (see application note).

Table 44. Radio transceiver characteristics: +125 °**C**

 V_{DD} = 1.9 V to 3.6 V; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Receiver							
S_{RX}	receiver sensitivity	1 % PER, as per IEEE 802.15.4			-97.1		dB _m
NF	Noise Figure	Max gain	$[1]$		9.9		dB
$P_{inMaxRX}$	Maximum receiver input power	1 % PER, measured as sensitivity				10	dB _m
Co _{ch}	Co-channel Interference rejection	1 % PER, with wanted signal 3 dB, above sensitivity as per IEEE 802.15.4	$[2]$		-2.4		dB

Table 44. Radio transceiver characteristics: +125 °C *...continued VDD = 1.9 V to 3.6 V; unless otherwise specified.*

Product data sheet 2.1.3 COMPUTE: Rev. 1.3 – May 2021 76 of 92

Table 44. Radio transceiver characteristics: +125 °C *...continued VDD = 1.9 V to 3.6 V; unless otherwise specified.*

Table 44. Radio transceiver characteristics: +125 °C *...continued VDD = 1.9 V to 3.6 V; unless otherwise specified.*

Table 44. Radio transceiver characteristics: +125 °C *...continued V*_{DD} = 1.9 *V* to 3.6 *V*; unless otherwise specified.

- [1] Considering an integrated BW of 2 MHz, and a minimum SNR of 4 dB for the demodulator.
- [2] Interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a modulated interferer as per IEEE 802.15.4.
- [3] Proprietary mode interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a proprietary mode interferer.
- [4] CW Interference rejection is defined as the value, when 1 % PER is seen with the wanted signal 3 dB above sensitivity, with a CW interferer.
- [5] The intermodulation protection level is the difference between the wanted channel power and one of the two interferers power. Both interferers are modulated as per IEEE 802.15.4 and have the same power.
- [6] This RSSI variation over temperature is obtained with the use of the embedded thermometer and the integrated API (see application note).

15. Package outline

Fig 22. Package outline SOT618-1 HVQFN40

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 ìSurface mount reflow soldering descriptionî*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- **ï** Through-hole components
- **ï** Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- **ï** Board specifications, including the board finish, solder masks and vias
- **ï** Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- **ï** Package placement
- **•** Inspection and repair
- **ï** Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- **ï** Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- **ï** Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- **ï** Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 23\)](#page-82-0) than a SnPb process, thus reducing the process window
- **ï** Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- **ï** Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 45](#page-81-0) and [46](#page-81-1)

Table 45. SnPb eutectic process (from J-STD-020D)

Table 46. Lead-free process (from J-STD-020D)

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 23](#page-82-0).

For further information on temperature profiles, refer to Application Note *AN10366 ìLead less package surface mount reflow soldering descriptionî*.

Product data sheet 83 of 92 Rev. 1.3 – May 2021 83 of 92

17. Abbreviations

JN5189 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020-2021. All rights reserved.

18. References

- [1] **IEEE Std 802.15.4-2011 IEEE Standard for Information Technology Part 15.4 -**Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (LR-WPANs).
- **[2] Wireless Connectivity** <http://www.nxp.com/products/wireless-connectivity:WIRELESS-CONNECTIVITY>

19. Revision history

Table 48. Revision history

20. Legal information

20.1 Data sheet status

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL<http://www.nxp.com>.

20.2 Definitions

Draft – The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification – The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

21. Tables

22. Figures

23. Contents

How To Reach Us

Home Page:

[nxp.com](http://www.nxp.com)

Web Support:

[nxp.com/support](http://www.nxp.com/support)

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product

Table continues on the next page...

design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commerical sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Hazardous voltage — Although basic supply voltages of the product may be much lower, circuit voltages up to 60 V may appear when operating this product, depending on settings and application. Customers incorporating or otherwise using these products in applications where such high voltages may appear during operation, assembly, test etc. of such application, do so at their own risk. Customers agree to fully indemnify NXP Semiconductors for any damages resulting from or in connection with such high voltages. Furthermore, customers are drawn to safety standards (IEC 950, EN 60 950, CENELEC, ISO, etc.) and other (legal) requirements applying to such high voltages.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, EdgeLock, are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

© NXP B.V. 2020-2021. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 05/2021 Document identifier: JN5189

arm