
M41T00CAP



Serial access real-time clock (RTC) with integral backup battery and crystal

Datasheet - production data



Features

- Real-time clock (RTC) with backup battery integrated into package
- Uses M41T00S enhanced RTC with precision switchover reference
- 400 kHz I²C serial interface
- Automatic switchover and deselect circuitry with fixed reference voltage
 - V_{CC} = 2.7 to 5.5 V operating voltage range
 - 2.6 V (typ) power-fail deselect (switchover) threshold
- Counters for seconds, minutes, hours, day, date, month, year and century
- Software clock calibration
- Low operating current of 300 μA
- Oscillator stop detection
- Battery backup

- Operating temperature of 0 to 70 °C
- Self-contained battery and crystal in CAPHAT™ DIP package
- RoHS compliant
 - Lead-free second level interconnect

Description

The M41T00CAP is a low-power serial real-time clock (RTC) with integral battery and crystal in ST's 24-pin CAPHATTM package. It includes a crystal controlled, 32.768 kHz oscillator and has a built-in power sense circuit which detects power failures and automatically switches to the backup battery when a power failure occurs.

Eight registers comprise the clock/calendar function and are configured in binary-coded decimal (BCD) format. Addresses and data are transferred serially via an industry standard, two line, 400 kHz, bidirectional I²C interface. The built-in address register is incremented automatically after each WRITE or READ data byte. The internal lithium coin cell contains ample energy to sustain timekeeping operation for 10 years in the absence of system power. The eight clock address locations contain the century, year, month, date, day, hour, minute, and second in 24-hour BCD format. Corrections for the number of days in a month, including leap year, are made automatically (leap year valid up to year 2100).

Contents

1	Overvie	ewwe	5
	1.1	Pin connections	6
	1.2	Pin description	6
2	Operati	ion	7
	2.1	Wire bus characteristics	7
	2.2	Bus not busy	7
	2.3	Start data transfer	7
	2.4	Stop data transfer	7
	2.5	Data valid	8
	2.6	Acknowledge	8
	2.7	READ mode	9
	2.8	WRITE mode	11
	2.9	Data retention mode	11
3	Clock o	operation	12
	3.1	Clock registers	13
	3.2	Calibrating the clock	13
	3.3	Century bit	14
	3.4	Oscillator fail detection	15
	3.5	Output driver pin	15
	3.6	Initial power-on default	15
4	Maximu	um ratings	16
5	DC and	I AC parameters	17
6		e information	
	6.1	PCDIP24 package	
7		mbering	
8		nmental information	
0	_	nmentai iniormation	22 22
u	RDVICIO	nn nietatv	ניני

M41T00CAP List of tables

List of tables

Table 1: Pin description	ხ
Table 2: TIMEKEEPER® register map	
Table 3: Preferred default values	
Table 4: Absolute maximum ratings	16
Table 5: Operating and AC measurement conditions	17
Table 6: Capacitance	17
Table 7: DC characteristics	18
Table 8: Power down/up AC characteristics	18
Table 9: Power down/up trip points DC characteristics	19
Table 10: AC characteristics	19
Table 11: PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mechanical data	20
Table 12: Document revision history	



List of figures M41T00CAP

List of figures Figure 1: Logic diagram

Figure 1: Logic diagram	5
Figure 2: Block diagram	5
Figure 3: DIP connections	
Figure 4: Serial bus data transfer sequence	
Figure 5: Acknowledgement sequence	
Figure 6: Slave address location	9
Figure 7: READ mode sequence	10
Figure 8: Alternative READ mode sequence	
Figure 9: WRITE mode sequence	11
Figure 10: Crystal acccuracy across temperature	14
Figure 11: Clock calibration	14
Figure 12: AC measurement I/O waveform	17
Figure 13: Power-down/up mode AC waveforms	18
Figure 14: Bus timing requirements sequence	19
Figure 15: PCDIP24 - 24-pin plastic DIP, battery CAPHAT™, package outline	20
Figure 16: Ordering information scheme	21
Figure 17: Recycling symbols	22

M41T00CAP Overview

1 Overview

Figure 1: Logic diagram






Figure 2: Block diagram



Overview M41T00CAP

1.1 Pin connections

Figure 3: DIP connections



1. DU is "don't use". Do not connect. Must be allowed to float. Do not connect to V_{CC} or V_{SS} .

1.2 Pin description

Table 1: Pin description

Symbol	Name and function
FT/OUT	Frequency test / output driver (open drain)
SDA	Serial data input/output
SCL	Serial clock input
V _{CC}	Supply voltage
V_{SS}	Ground
DU ⁽¹⁾	Do not use. Do not connect. Reserved for factory use.
NC	No connection

 $^{{}^{(1)}\}text{DU}$ is "don't use". Do not connect. Must be allowed to float. Do not connect to V_{CC} or $V_{\text{SS}}.$

M41T00CAP Operation

2 Operation

The M41T00CAP clock operates as a slave device on the I²C serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 8 bytes contained in the device can then be accessed sequentially in the following order:

- 1. Seconds register
- 2. Minutes register
- 3. Century/hours register
- 4. Day register
- 5. Date register
- 6. Month register
- 7. Year register
- 8. Calibration register

The M41T00CAP clock continually monitors V_{CC} for an out-of-tolerance condition. Should V_{CC} fall below V_{PFD} , the device terminates an access in progress and resets the device address counter. Inputs to the device will not be recognized at this time to prevent erroneous data from being written to the device from a an out-of-tolerance system. Once V_{CC} falls below the switchover voltage (V_{SO}) , the device automatically switches over to the battery and powers down into an ultra-low current mode of operation to prolong battery life. If V_{BAT} is less than V_{PFD} , the device power is switched from V_{CC} to V_{BAT} when V_{CC} drops below V_{BAT} is greater than V_{PFD} , the device power is switched from V_{CC} to V_{BAT} when V_{CC} drops below V_{PFD} . Upon power-up, the device switches from battery to V_{CC} at V_{SO} . When V_{CC} rises above V_{PFD} , the inputs will be recognized.

For more information on battery storage life refer to application note AN1012.

2.1 Wire bus characteristics

The bus is intended for communication between different ICs. It consists of two lines: a bidirectional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high.
- Changes in the data line, while the clock line is high, will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

2.2 Bus not busy

Both data and clock lines remain high.

2.3 Start data transfer

A change in the state of the data line, from high to low, while the clock is high, defines the START condition.

2.4 Stop data transfer

A change in the state of the data line, from low to high, while the clock is high, defines the STOP condition.

Operation M41T00CAP

2.5 Data valid

The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit. By definition a device that gives out a message is called "transmitter," the receiving device that gets the message is called "receiver." The device that controls the message is called "master." The devices that are controlled by the master are called "slaves."

2.6 Acknowledge

Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte that has been clocked out of the master transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line high to enable the master to generate the STOP condition.




Figure 4: Serial bus data transfer sequence

M41T00CAP Operation

Figure 5: Acknowledgement sequence

CLOCK PULSE FOR ACKNOWLEDGEMENT

SCL FROM MASTER

DATA OUTPUT BYTRANSMITTER

DATA OUTPUT BY RECEIVER

CLOCK PULSE FOR ACKNOWLEDGEMENT

LSB

Alooso1

2.7 READ mode

In this mode the master reads the M41T00CAP slave after setting the slave address (see *Figure 7: "READ mode sequence"*). Following the WRITE mode control bit (R/W = 0) and the acknowledge bit, the word address 'An' is written to the on-chip address pointer. Next the START condition and slave address are repeated followed by the READ mode control bit (R/W = 1). At this point the master transmitter becomes the master receiver. The data byte which was addressed will be transmitted and the master receiver will send an acknowledge bit to the slave transmitter. The address pointer is only incremented on reception of an acknowledge clock. The M41T00CAP slave transmitter will now place the data byte at address An+1 on the bus, the master receiver reads and acknowledges the new byte and the address pointer is incremented to "An+2."

This cycle of reading consecutive addresses will continue until the master receiver sends a STOP condition to the slave transmitter.

The system-to-user transfer of clock data will be halted whenever the address being read is a clock address (00h to 06h). The updating will resume upon a stop condition or when the pointer increments to any non-clock address (07h).



This is true both in READ mode and WRITE mode.

An alternate READ mode may also be implemented whereby the master reads the M41T00S slave without first writing to the (volatile) address pointer. The first address that is read is the last one stored in the pointer (see *Figure 8: "Alternative READ mode sequence"*).

START SLAVE ADDRESS A

A

A100602

Operation M41T00CAP

Figure 7: READ mode sequence





Figure 8: Alternative READ mode sequence



M41T00CAP Operation

2.9 WRITE mode

In this mode the master transmitter transmits to the M41T00CAP slave receiver. Bus protocol is shown in *Figure 9: "WRITE mode sequence"*. Following the START condition and slave address, a logic '0' (R/W=0) is placed on the bus and indicates to the addressed device that word address "An" will follow and is to be written to the on-chip address pointer. The data word to be written to the memory is strobed in next and the internal address pointer is incremented to the next address location on the reception of an acknowledge clock. The device slave receiver will send an acknowledge clock to the master transmitter after it has received the slave address and again after it has received the word address and after each data byte.

| > BUS ACTIVITY: MASTER ПППП WORD SDA LINE DATA n+1 DATA n+X ADDRESS(An) <u> 1111111</u> ÅČK **ACK** Å Å Å BUS ACTIVITY: SI AVE AI00591

Figure 9: WRITE mode sequence

2.10 Data retention mode

With valid V_{CC} applied, the M41T00CAP can be accessed as described above with READ or WRITE cycles. Should the supply voltage decay, the power input will be switched from the V_{CC} pin to the battery when V_{CC} falls below the battery backup switchover voltage (V_{SO}). At this time the clock registers will be maintained by the internal battery supply. On power-up, when V_{CC} returns to a nominal value, write protection continues for t_{REC} after V_{CC} rises above V_{SO} .

Clock operation M41T00CAP

3 Clock operation

The 8-byte register map (see Table 2: "TIMEKEEPER® register map") is used to both set the clock and to read the date and time from the clock, in a binary coded decimal format. Seconds, minutes, and hours are contained within the first three registers. Bits D6 and D7 of clock register 02h (century/hours register) contain the century enable bit (CEB) and the century bit (CB). Setting CEB to a '1' will cause CB to toggle, either from '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle. Bits D0 through D2 of Register 03h contain the Day (day of week). Registers 04h, 05h, and 06h contain the date (day of month), month and years. The eighth clock register is the calibration register (this is described in the clock calibration section). Bit D7 of register 00h contains the STOP bit (ST). Setting this bit to a '1' will cause the oscillator to stop. If the device is expected to spend a significant amount of time on the shelf, the oscillator may be stopped to reduce current drain. When reset to a '0' the oscillator restarts within one second. The seven clock registers may be read one byte at a time, or in a sequential block. The calibration register (address location 07h) may be accessed independently. Provision has been made to ensure that a clock update does not occur while any of the seven clock addresses are being read. If a clock address is being read, an update of the clock registers will be halted. This will prevent a transition of data during the READ.

Table 2: TIMEKEEPER® register map

Addr									Function/range PCD forms		
	D7	D6	D5	D4	D3	D2	D1	D0	Function/range BCD format		
00h	ST	10 secon		ds	Seconds				Seconds 00-59		
01h	OF	10	0 minute	es		Minutes Min			Minutes	00-59	
02h	CEB	СВ	10 h	ours	Hours (24-hour format)		Hours (24-hour format) Cer		Century/hours	0-1/00-23	
03h	0	0	0	0	0 Day of week		Day	01-7			
04h	0	0	10	date	Da	ate: day	of mor	nth	Date	01-31	
05h	0	0	0	10M	Month		Month	01-12			
06h		10 y	ears		Year		Year	00-99			
07h	OUT	FT	S	·	Calibration		Calibration				

Keys:

0 = must be set to '0'

CB = century bit

CEB = century enable bit

FT = frequency test bit

OF = oscillator fail bit

OUT = output level

S = sign bit

ST = stop bit

M41T00CAP Clock operation

3.1 Clock registers

The M41T00CAP has 8 internal registers which contain clock and calibration data. These registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as BiPORT™ TIMEKEEPER cells). The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. The system-to-user transfer of clock data will be halted whenever the address being read is a clock address (00h to 06h). The update will resume either due to a stop condition or when the pointer increments to any non-clock address (07h). Clock registers store data in BCD. The calibration register stores data in binary format. The internal divider (or clock) chain will be reset upon the completion of a WRITE to any clock address.

3.2 Calibrating the clock

The M41T00CAP is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed ±23 ppm (parts per million) oscillator frequency error at 25°C, which equates to about ±1 minute per month (see Figure 10: "Crystal accouracy across temperature"). When the Calibration circuit is properly employed, accuracy improves to better than ±2 ppm at 25°C. The oscillation rate of crystals changes with temperature. The M41T00CAP design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 11: "Clock calibration". The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the calibration register. Adding counts speeds the clock up, subtracting counts slows the clock down. The calibration bits occupy the five lower order bits (D4-D0) in the calibration register 07h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register (see Figure 11: "Clock calibration"). Assuming that the oscillator is running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total possible adjustment range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M41T00CAP may require. The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time. Calibration values, including the number of seconds lost or gained in a given period, can be found in application note AN934, "TIMEKEEPER® calibration." This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the calibration byte. The second approach is better suited to a manufacturing environment, and involves the use of the FT/OUT pin. The pin will toggle at 512 Hz, when the stop bit (ST, D7 of 00h) is '0,' and the frequency test bit (FT, D6 of 07h) is '1.' Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124 Hz would indicate a +20 ppm oscillator frequency error, requiring a –10 (XX001010) to be loaded into the calibration byte for correction. Note that setting or changing the calibration byte does not affect the frequency test output frequency. The FT/OUT pin is an open drain output which

Clock operation M41T00CAP

requires a pull-up resistor to V_{CC} for proper operation. A 500-10 kW resistor is recommended in order to control the rise time. The FT bit is cleared on power-down.





Figure 10: Crystal accouracy across temperature





3.3 Century bit

Bits D7 and D6 of clock register 02h contain the century enable bit (CEB) and the century bit (CB). Setting CEB to a '1' will cause CB to toggle, either from a '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle.

M41T00CAP Clock operation

3.5 Oscillator fail detection

If the oscillator fail bit (OF) is internally set to '1,' this indicates that the oscillator has either stopped, or was stopped for some period of time and can be used to judge the validity of the clock and date data. In the event the OF bit is found to be set to '1' at any time other than the initial power-up, the STOP bit (ST) should be written to a '1,' then immediately reset to '0.' This will restart the oscillator. The following conditions can cause the OF bit to be set:

- The first time power is applied (defaults to a '1' on power-up).
- The voltage present on V_{CC} is insufficient to support oscillation.
- The ST bit is set to '1'.
- External interference of the crystal.

The OF bit will remain set to '1' until written to logic '0.' The oscillator must have started and run for at least 4 seconds before attempting to reset the OF bit to '0.'

3.6 Output driver pin

When the FT bit is not set, the FT/OUT pin becomes an output driver that reflects the contents of D7 of the calibration register. In other words, when D7 (OUT bit) and D6 (FT bit) of address location 07h are '0's, then the FT/OUT pin will be driven low.



The FT/OUT pin is an open drain which requires an external pull-up resistor.

3.7 Initial power-on default

Upon initial application of power to the device, the OUT and FT bits will be in the '0' state, and the ST and OF bits will be in the '1' state. All other register bits will initially power on in random states (see *Table 3: "Preferred default values"*).

Table 3: Preferred default values

Condition	ST	OUT	FT	OF
Initial power-up (1)	1	0	0	1
Subsequent power-up (with battery backup) (2)	UC	UC	0	UC

⁽¹⁾State of other control bits undefined.

⁽²⁾UC = unchanged

Maximum ratings M41T00CAP

4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4: Absolute maximum ratings

Sym	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} off, oscillator off)	-55 to 125	°C
V _{CC}	Supply voltage	-0.3 to 7	V
T _{SLD} ⁽¹⁾⁽²⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO}	Input or output voltages	-0.3 to $V_{CC} + 0.3$	V
Io	Output current	20	mA
P_D	Power dissipation	1	W

Notes:

⁽²⁾Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. In order to protect the lithium battery, preheat temperatures must be limited such that the battery temperature does not exceed +85 °C. Furthermore, the devices shall not be exposed to IR reflow.



Negative undershoots below –0.3 volts are not allowed on any pin while in the battery backup mode.

⁽¹⁾For DIP packaged devices, ultrasonic vibrations should not be used for post-solder cleaning to avoid damaging the crystal.

5 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in *Table 5: "Operating and AC measurement conditions"*. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 5: Operating and AC measurement conditions

Parameter	M41T00CAP
Supply voltage (V _{CC})	2.7 to 5.5 V
Ambient operating temperature (T _A)	0 to 70 °C
Load capacitance (C _L)	100 pF
Input rise and fall times	≤ 5 ns
Input pulse voltages	0.2 V_{CC} to 0.8 V_{CC}
Input and output timing ref. voltages	0.3 V_{CC} to 0.7 V_{CC}



Output Hi-Z is defined as the point where data is no longer driven.

Figure 12: AC measurement I/O waveform




Table 6: Capacitance

Symbol	Parameter (1)(2)	Min	Max	Unit
C _{IN}	Input capacitance	ı	7	pF
C _{OUT} ⁽³⁾	Output capacitance	-	10	pF
t _{LP}	Low-pass filter input time constant (SDA and SCL)	1	50	ns

⁽¹⁾At 25 °C, f = 1 MHz.

 $[\]ensuremath{^{(2)}}\textsc{Effective}$ capacitance measured with power supply at 5 V; sampled only, not 100% tested.

⁽³⁾Outputs deselected.

Table 7: DC characteristics

Sym	Parameter	Test condition (1)	Min	Тур	Max	Uni t
ILI	Input leakage current	$0 \text{ V} \leq V_{IN} \leq V_{CC}$		1	±1	μΑ
I _{LO}	Output leakage current	0 V ≤ V _{OUT} ≤ V _{CC}		1	±1	μΑ
I _{CC1}	Supply current	Switch freq = 400 kHz		-	300	μΑ
I _{CC2}	Supply current (standby)	$SCL = 0 Hz$ $All inputs$ $\geq V_{CC} - 0.2 V$ $\leq V_{SS} + 0.2 V$		-	70	μА
V_{IL}	Input low voltage		-0.3	-	0.3 V _{CC}	V
V_{IH}	Input high voltage		0.7 V _{CC}	-	$V_{CC} + 0.3$	V
	Output low voltage	I _{OL} = 3.0 mA		-	0.4	V
V _{OL}	Output low voltage (2) (open drain)	I _{OL} = 10 mA		-	0.4	V
	Pull-up supply voltage (open drain) ⁽²⁾			-	5.5	V

Notes:

Figure 13: Power-down/up mode AC waveforms




Table 8: Power down/up AC characteristics

Symbol	Parameter (1)(2)	Min	Тур	Max	Unit
t _{PD}	SCL and SDA at V _{IH} before power down	0	-	-	nS
t _{rec}	SCL and SDA at V _{IH} after power up	10	-	-	μS

 $^{^{(1)}}Valid$ for ambient operating temperature: T_A = 0 to 70 °C; V_{CC} = 2.7 to 5.5 V (except where noted).

 $^{^{(2)}}$ For FT/OUT pin (open drain).

 $^{^{(1)}}$ Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 2.7$ to 5.5 V (except where noted).

 $^{^{(2)}}V_{CC}$ fall time should not exceed 5 mV/µs.

Table 9: Power down/up trip points DC characteristics

Sym	Parameter (1)(2)		Min	Тур	Max	Unit
V _{PFD}	Power-fail deselect		2.5	2.6	2.7	V
	Hysteresis			25		mV
V _{SO}	Battery backup switchover voltage	$V_{BAT} < V_{PFD}$		V_{BAT}		V
		$V_{BAT} > V_{PFD}$		V_{PFD}		V
	Hysteresis			40		mV
t _{DR} (3)	Expected data retention time		10			Years

Notes:

Figure 14: Bus timing requirements sequence




Table 10: AC characteristics

Sym	Parameter ⁽¹⁾	Min	Тур	Max	Units
fSCL	SCL clock frequency	0	-	400	kHz
tLOW	Clock low period	1.3	-		μs
tHIGH	Clock high period	600	-		ns
tR	SDA and SCL rise time		-	300	ns
tF	SDA and SCL fall time -				ns
tHD:STA	START condition hold time (after this period the first clock pulse is generated)	600	-		ns
tSU:STA	START condition setup time (only relevant for a repeated start condition)	600	-		ns
tSU:DAT	Data setup time	100	-		ns
tHD:DAT	Data hold time	0	-		μs
tSU:STO	STOP condition setup time	600	-		ns
tBUF	Time the bus must be free before a new transmission can start		-		μs

⁽²⁾Transmitter must internally provide a hold time to bridge the undefined region (300 ns max) of the falling edge of SCL.



 $^{^{(1)}}$ Valid for ambient operating temperature: $T_A = -40$ to 85 °C; $V_{CC} = 2.7$ to 5.5 V (except where noted).

 $^{{}^{(2)}\!\!}$ All voltages referenced to $V_{SS}.$

 $^{^{(3)}}T_A=25^{\circ}C,~V_{CC}=0~V,$ oscillator on.

 $^{^{(1)}}$ Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 2.7$ to 5.5 V (except where noted).


Package information M41T00CAP

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

6.1 PCDIP24 package

Figure 15: PCDIP24 - 24-pin plastic DIP, battery CAPHAT™, package outline





Drawing is not to scale.


Table 11: PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mechanical data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		34.29	34.80		1.350	1.370
Е		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150

M41T00CAP Part numbering

7 Part numbering

Figure 16: Ordering information scheme



8 Environmental information

Figure 17: Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

M41T00CAP Revision history

9 Revision history

Table 12: Document revision history

Date	Revision	Changes	
28-Jun-2006	1	First release	
20-Mar-2008	2	Document status upgraded to full datasheet; updated title and cover page, Section "Description", Section 2: "Operation", Section 3: "Clock operation", Figure 1: "Logic diagram", Figure 2: "Block diagram", Figure 3: "DIP connections", Figure 4: "Serial bus data transfer sequence", Table 1: "Pin description", Table 7: "DC characteristics", Table 8: "Power down/up AC characteristics", Table 9: "Power down/up trip points DC characteristics", Table 10: "AC characteristics".	
25-Mar-2009	3	Added Section 8: "Environmental information"; updated text in .	
27-May-2010 4		Updated Section 4: "Maximum ratings", Table 11: "PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mechanical data"; reformatted document.	
22-Mar-2012	5	Updated title of document; Section 8: "Environmental information".	
28-Oct-2014 6		Updated ST and OUT bits in Section 3.6: "Initial power-on default" Updated Section 6.1: "PCDIP24 package"	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

