# <span id="page-0-0"></span>**Regulator - TinyPower™,** Buck-Boost: 2.5 A, 1.8 MHz

# FAN49100

# **Description**

The FAN49100 is a high efficiency buck−boost switching mode regulator which accepts input voltages either above or below the regulated output voltage. Using fullbridge architecture with synchronous rectification, the FAN49100 is capable of delivering up to 2.5 A at 3.6 V input while regulating the output at 3.3 V. The FAN49100 exhibits seamless transition between step−up and step−down modes reducing output disturbances.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate the device in power−save mode to maintain high efficiency. In PFM mode, the part still exhibits excellent transient response during load steps. At moderate to heavier loads or Forced PWM mode, the regulator switches to PWM fixed−frequency control. While in PWM mode, the regulator operates at a nominal fixed frequency of 1.8 MHz, which allows for reduced external component values.

The FAN49100 is available in a 20−bump 1.615 mm x 2.015 mm with 0.4 mm pitch WLCSP.

# **Features**

- 24 µA Typical PFM Quiescent Current
- Above 95% Efficiency
- Total Layout Area =  $11.61$  mm<sup>2</sup>
- Input Voltage Range: 2.5 V to 5.5 V
- 1.8 MHz Fixed−Frequency Operation in PWM Mode
- Automatic / Seamless Step−up and Step−down
- Mode Transitions
- Forced PWM and Automatic PFM / PWM Mode Selection
- 0.5 µA Typical Shutdown Current
- Low Quiescent Current Pass−Through Mode
- Internal Soft−Start and Output Discharge
- Low Ripple and Excellent Transient Response
- Internally Set, Automatic Safety Protections (UVLO, OTP, SCP, OCP)
- Package: 20 Bump, 0.4 mm Pitch WLCSP
- This Device is Pb−Free, Halogen Free / BFR Free

# **Applications**

- Smart Phones
- Tablets, Netbooks, Ultra−Mobile PCs
- Portable Devices with Li−ion Battery
- 2G / 3G / 4G Power Amplifiers
- NFC Applications



# **ON Semiconductor®**

**[www.onsemi.com](http://www.onsemi.com/)**



**WLCSP20 2.015x1.615x0.586 CASE 567QK**

# **MARKING DIAGRAM**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [2](#page-1-0) of this data sheet.



**Figure 1. Typical Application**

# <span id="page-1-0"></span>**Table 1. ORDERING INFORMATION**



ÜFor information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1. Additional VOUT values are available, contact ON Semiconductor representative.

# **BLOCK DIAGRAM**



**Figure 2. Block Diagram**

# **PIN CONFIGURATION**



**Figure 3. Top View (Bump Down)**

# **Table 2. PIN DEFINITIONS** (Note 2)



2. Refer to [Layout Recommendation](#page-13-0) section located near the end of the datasheet.





Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **Table 4. RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Maximum current may be limited by the thermal conditions of the end application, PCB layout, and external component selection in addition to the deviceís thermal properties. Refer to the [Application Information](#page-10-0) and [Application Guidelines](#page-11-0) sections for more information.

4. Refer to the [Application Guidelines](#page-11-0) section for details on external component selection.

# **Table 5. THERMAL PROPERTIES**



5. See Thermal Considerations in the [Application Information](#page-10-0) section.

# **Table 6. ELECTRICAL CHARACTERISTICS** (Note 6, 7)

Minimum and maximum values are at PVIN = AVIN = 2.5 V to 5.5 V,  $T_A$  = -40°C to +85°C. Typical values are at  $T_A$  = 25°C, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V.



#### **ACCURACY**



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Refer to Typical Characteristics waveforms/graphs for Closed−Loop data and its variation with input voltage and ambient temperature. Electrical Characteristics reflects Open−Loop steady state data. System Characteristics reflects both steady state and dynamic Close−Loop data associated with the recommended external components.

7. Minimum and Maximum limits are verified by design, test, or statistical analysis. Typical (Typ.) values are not tested, but represent the parametric norm.

8. Device is not switching.

# **Table 7. SYSTEM CHARACTERISTICS**

The following table is verified by design and bench test while using circuit of Figure [1](#page-0-0) with the recommended external components. Typical values are at  $T_A = 25^{\circ}$ C, PVIN = AVIN = V<sub>EN</sub> = 3.6 V, VOUT = 3.3 V. These parameters are not verified in production.



9. Load transient is from 0.5 A  $\Leftrightarrow$  1 A.

# **TYPICAL CHARACTERISTICS**

Unless otherwise noted, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V, circuit of Figure [1](#page-0-0) with the recommended external components, AUTO Mode





**Figure 4. Efficiency vs. Load Figure 5. Output Regulation vs. Load**



**Figure 6. Output Regulation vs. Load, PWM Mode**







**Figure 7. Quiescent Current (No Switching) vs. Input Voltage**



**Figure 9. Shutdown Current vs. Input Voltage**

# **TYPICAL CHARACTERISTICS** (continued)

Unless otherwise noted, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V, circuit of Figure [1](#page-0-0) with the recommended external components, AUTO Mode















**Figure 11. Output Ripple, VIN = 3.3 V, IOUT = 200 mA, Buck−Boost Operation**



**Figure 13. Output Ripple, VIN = 2.5 V, IOUT = 1000 mA, Boost Operation**





# **TYPICAL CHARACTERISTICS** (continued)

Unless otherwise noted, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V, circuit of Figure [1](#page-0-0) with the recommended external components, AUTO Mode



Figure 16. Load Transient, 0 mA ↔ 1000 mA, **1 -s Edge, VIN = 3.60 V**



**Figure 18. Load Transient, 500 mA 1000 mA, 1 -s Edge, VIN = 3.40 V**



**Figure 20. Load Transient, 0 mA 1500 mA, 10 -s Edge, VIN = 2.80 V, PWM Mode**



**Figure 17. Load Transient, 500 mA ⇔ 1500 mA, 1 μs Edge, VIN = 3.60 V** 



Figure 19. Load Transient, 0 mA  $\Leftrightarrow$  2000 mA, **1 -s Edge, VIN = 3.60 V**





# **TYPICAL CHARACTERISTICS** (continued)

Unless otherwise noted, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V, circuit of Figure [1](#page-0-0) with the recommended external components, AUTO Mode



Figure 22. Line Transient, 3.2 ↔ 4.0 VIN, **10 -s Edge, 1000 mA Load**



**Figure 24. Line Transient, 3.0 3.6 VIN, 10 -s Edge, 1000 mA Load, PWM**





Figure 23. Line Transient, 3.0 ↔ 3.6 VIN, **10 -s Edge, 1500 mA Load, PWM**



**Figure 25. Startup, VIN = 3.6 V,**  $I_{OUT}$  **= 0 mA** 





#### **TYPICAL CHARACTERISTICS** (continued)

<span id="page-10-0"></span>Unless otherwise noted, PVIN = AVIN = VEN = 3.6 V, VOUT = 3.3 V, circuit of Figure [1](#page-0-0) with the recommended external

components, AUTO Mode



**Figure 28. Short−Circuit Protection**

#### **APPLICATION INFORMATION**

#### **Functional Description**

FAN49100 is a fully integrated synchronous, full bridge DC−DC converter that can operate in buck operation (during high PVIN), boost operation (for low PVIN) and a combination of buck−boost operation when PVIN is close to the target VOUT value. The PWM/PFM controller switches automatically and seamlessly between buck, buck−boost and boost modes.

The FAN49100 uses a four−switch operation during each switching period when in the buck−boost mode. Mode operation is as follows: referring to the power drive stage shown in Figure 29, if PVIN is greater than target VOUT, then the converter is in buck mode: Q3 is ON and Q4 is OFF continuously leaving Q1, Q2 to operate as a current−mode controlled PWM converter. If PVIN is lower than target VOUT then the converter is in boost mode with Q1 ON and Q2 OFF continuously, while leaving Q3, Q4 to operate as a current−mode boost converter. When PVIN is near VOUT, the converter goes into a 3−phase operation in which combines a buck phase, a boost phase and a reset phase; all switches are switching to maintain an average inductor volt−second balance.



**Figure 29. Simplified Block Diagram**

#### **PFM/PWM Mode**

The FAN49100 uses a current−mode modulator to achieve smooth transitions between PWM and PFM operation. In Pulsed Frequency Modulation (PFM), frequency is reduced to maintain high efficiency. During PFM operation, the converter positions the output voltage typically 75 mV higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. As the load increased from light loads, the converter enters PWM operation typically at 300 mA of current load. The converter switching frequency is typically 1.8 MHz during PWM operation for moderate to heavy load currents.

#### **PT (Pass−Through) Mode**

In Pass−Through mode, all of the switches are not switching and VOUT tracks PVIN (VOUT = PVIN –  $I_{\text{OUT}} \times$  $(Q1_{RDSON} + Q3_{RDSON} + L_{DCR})$ . In PT mode only Over−Temperature (OTP) and Under Voltage Lockout (UVLO) protection circuits are activated. There is no Over−Current Protection (OCP) in PT mode.

#### **Shutdown and Startup**

When the EN pin is LOW, the IC is shut down, all internal circuits are off, and the part draws very little current. During shutdown, VOUT is isolated from PVIN. Raising EN pin activates the device and begins the softstart cycle. During soft–start, the modulator's internal reference is ramped slowly to minimize surge currents on the input and prevent overshoot of the output voltage. If VOUT fails to reach target VOUT value after 1 ms, a FAULT condition is declared.

# <span id="page-11-0"></span>**Over−Temperature (OTP)**

The regulator shuts down when the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

#### **Output Discharge**

When the regulator is disabled and driving the EN pin LOW, a 230  $\Omega$  internal resistor is activated between VOUT and GND. The Output Discharge is not activated during a FAULT state condition.

# **Over−Current Protection (OCP)**

If the peak current limit is activated for a typical  $700 \mu s$ , a FAULT state is generated, so that the IC protects itself as well as external components and load.

## **FAULT State**

The regulator enters the FAULT state under any of the following conditions:

- VOUT fails to achieve the voltage required after soft−start
- Peak current limit triggers
- OTP or UVLO are triggered

Once a FAULT is triggered, the regulator stops switching and presents a high−impedance path between PVIN and VOUT. After waiting 30 ms, a restart is attempted. The regulator shuts down when the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

# **Power Good**

PG, an open−drain output, is LOW during FAULT state and HIGH for Power Good. The PG pin is provided for signaling the system when the regulator has successfully completed soft−start and no FAULTs have occurred. PG pin also functions as a warning flag for high die temperature and overload conditions.

- PG is released HIGH when the soft−start sequence is successfully completed.
- PG is pulled LOW when a FAULT is declared.

Any FAULT condition causes PG to be de−asserted.

#### **Thermal Considerations**

For best performance, the die temperature and the power dissipated should be kept at moderate values. The maximum power dissipated can be evaluated based on the following relationship:

$$
P_{D(max)}\,=\,\left\{\frac{T_{J(max)}-T_A}{\Theta_{JA}}\right\}
$$

where  $T_{J(max)}$  is the maximum allowable junction temperature of the die;  $T_A$  is the ambient operating temperature; and  $\theta_{JA}$  is dependent on the surrounding PCB layout and can be improved by providing a heat sink of surrounding copper ground. The addition of backside copper with through−holes, stiffeners, and other enhancements can help reduce  $\theta_{JA}$ . The heat contributed by the dissipation of devices nearby must be included in design considerations. Following the layout recommendation may lower the  $\theta_{JA}$ .

# **APPLICATION GUIDELINES**

#### **Table 8. RECOMMENDED EXTERNAL COMPONENTS**



#### **Alternative External Components**

It is recommended to use the external components in Table 8. Alternative components that are suitable for a design's specific requirements must also meet the  $IC$ 's requirements for proper device operation.

De−rating factors should be taken into consideration to ensure selected components meet minimum requirements.

# **Output Capacitor (COUT)**

As shown in the recommended layout,  $C_{OUT}$  must connect to the VOUT pin with the lowest impedance trace possible. Additionally,  $C_{\text{OUT}}$  must connect to the GND pin with the lowest impedance possible.

Smaller−than−recommended value output capacitors may be used for applications with reduced load current requirements. When selecting capacitors for minimal solution size, it must be noted that the effective capacitance (CEFF) of small, high−value, ceramic capacitors will decrease as bias voltage increases. The effects of Bias Voltage (DC Bias Characteristics), Tolerance, and Temperature should be included when determining a component's effective capacitance.

The FAN49100 is guaranteed for stable operation with no less than the minimum effective output capacitance values shown in Table [9](#page-12-0).

<span id="page-12-0"></span>



# **Table 10. EFFECTIVE CAPACITANCE VERSUS PART NUMBER**



# **Input Capacitor (CIN)**

As shown in the recommended layout,  $C_{IN}$  must connect to the PVIN pin with the lowest impedance trace possible. Additionally,  $C_{IN}$  must connect to the GND pin with the lowest impedance possible.

The FAN49100 is guaranteed for stable operation with a minimum effective capacitance of  $2 \mu F$ . It is recommended to use a high quality input capacitor rated at  $10 \mu F$  nominal or greater. Additional capacitance is required when the FAN49100's power source is not located close to the device.

# **Inductor (L)**

As shown in the recommended layout, the inductor (L) must connect to the SW1 and SW2 pins with the lowest impedance trace possible.

The recommended nominal inductance value is  $1.0 \mu$ H. A value of 0.47 µH can be used, but higher peak currents should be expected.

The FAN49100 employs peak current limiting, and the peak inductor current can reach I<sub>P LIM</sub> before limiting, therefore current saturation should be considered when choosing an inductor.

# **LAYOUT RECOMMENDATIONS**

<span id="page-13-0"></span>

**Figure 30. Component Placement and Routing for FAN49100**



**Figure 31. Top Layer Routing for FAN49100**









**Table 11. PHYSICAL DIMENSIONS** This table information applies to the Package drawing on the following page.



TinyPower is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor is licensed by the Philips Corporation to carry the I<sup>2</sup>C bus protocol.







onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)