







SN74LXC8T245-Q1 SCES920B - SEPTEMBER 2020 - REVISED MARCH 2023

SN74LXC8T245-Q1 Automotive 8-bit Dual-Supply Bus Transceiver with Configurable **Level Shifting and 3-State Outputs**

1 Features

- AEC-Q100 qualified for automotive applications
- Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
- Robust, glitch-free power supply sequencing
- Up to 420-Mbps support for 3.3 V to 5.0 V
- Schmitt-trigger inputs allow for slow or noisy inputs
- I/Os with integrated dynamic pull-down resistors help reduce external component count
- Control inputs with integrated static pull-down resistors allow for floating control inputs
- High drive strength (up to 32 mA at 5 V)
- Low power consumption:
 - 4-µA maximum (25°C)
 - 12-μA maximum (–40°C to 125°C)
- V_{CC} isolation and V_{CC} disconnect (I_{off-float}) feature:
 - If either V_{CC} supply is < 100 mV or disconnected, all I/Os get pulled-down and then become high-impedance
- I_{off} supports partial-power-down mode operation
- Compatible with LVC family level shifters
- Control logic (DIR and \overline{OE}) are referenced to V_{CCA}
- Operating temperature from -40°C to +125°C
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD protection exceeds JESD 22
 - 4000-V Human-Body Model
 - 1000-V Charged-Device Model

2 Applications

- Eliminate slow or noisy input signals
- **Driving indicator LEDs or buzzers**
- Debouncing a mechanical switch
- Infotainment head unit
- ADAS fusion


3 Description

The SN74LXC8T245-Q1 is an 8-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pins (DIR and \overline{OE}) are referenced to V_{CCA} logic levels, and Bx pins are referenced to V_{CCB} logic levels. The A port is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B port can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both Ax and Bx pins are in the high-impedance state. See *Device Functional Modes* for a summary of the operation of the control logic.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
	PW (TSSOP, 24)	7.80 mm × 6.40 mm
SN74LXC8T245-Q1	RHL (VQFN, 24)	5.50 mm × 3.50 mm
	DGS (VSSOP, 24)	6.10 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Table of Contents

1 Features1	7.1 Load Circuit and Voltage Waveforms	.17
2 Applications1	8 Detailed Description	
3 Description1	8.1 Overview	. 19
4 Revision History2	8.2 Functional Block Diagram	. 19
5 Pin Configuration and Functions3	8.3 Feature Description	.20
6 Specifications4	8.4 Device Functional Modes	.22
6.1 Absolute Maximum Ratings4	9 Application and Implementation	. 23
6.2 ESD Ratings 4	9.1 Application Information	23
6.3 Recommended Operating Conditions5	9.2 Typical Application	. 23
6.4 Thermal Information5	9.3 Power Supply Recommendations	.24
6.5 Electrical Characteristics6	9.4 Layout	. 24
6.6 Switching Characteristics, V _{CCA} = 1.2 ± 0.1 V9	10 Device and Documentation Support	.25
6.7 Switching Characteristics, V _{CCA} = 1.5 ± 0.1 V 10	10.1 Documentation Support	. 25
6.8 Switching Characteristics, V _{CCA} = 1.8 ± 0.15 V 11	10.2 Receiving Notification of Documentation Updates	. 25
6.9 Switching Characteristics, V _{CCA} = 2.5 ± 0.2 V 12	10.3 Support Resources	. 25
6.10 Switching Characteristics, V _{CCA} = 3.3 ± 0.3 V 13	10.4 Trademarks	. 25
6.11 Switching Characteristics, V _{CCA} = 5.0 ± 0.5 V 14	10.5 Electrostatic Discharge Caution	.25
6.12 Switching Characteristics: T _{sk} , T _{MAX} 15	10.6 Glossary	.25
6.13 Operating Characteristics15	11 Mechanical, Packaging, and Orderable	
6.14 Typical Characteristics16	Information	25
7 Parameter Measurement Information17		


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2020) to Revision B (March 2023)	Page
Added DGS package information to the data sheet	1
Changes from Revision * (September 2020) to Revision A (November 2020)	Page
Changed status of data sheet from Advanced Information to Production Data	1



5 Pin Configuration and Functions





All packages are on the same relative scale.

Figure 5-1. PW, DGS, and RHL Package, 24-Pin TSSOP, VSSOP, and VQFN (Transparent Top View)

Table 5-1. Pin Functions

	PIN								
NAME	PW, DGS, RHL	TYPE ⁽¹⁾	DESCRIPTION						
A1	3	I/O	Input or output A1. Referenced to V _{CCA} .						
A2	4	I/O	Input or output A2. Referenced to V _{CCA} .						
A3	5	I/O	Input or output A3. Referenced to V _{CCA} .						
A4	6	I/O	Input or output A4. Referenced to V _{CCA} .						
A5	7	I/O	Input or output A5. Referenced to V _{CCA} .						
A6	8	I/O	Input or output A6. Referenced to V _{CCA} .						
A7	9	I/O	Input or output A7. Referenced to V _{CCA} .						
A8	10	I/O	Input or output A8. Referenced to V _{CCA} .						
B1	21	I/O	Input or output B1. Referenced to V _{CCB} .						
B2	20	I/O	Input or output B2. Referenced to V _{CCB} .						
B3	19	I/O	Input or output B3. Referenced to V _{CCB} .						
B4	18	I/O	Input or output B4. Referenced to V _{CCB} .						
B5	17	I/O	Input or output B5. Referenced to V _{CCB} .						
B6	16	I/O	Input or output B6. Referenced to V _{CCB} .						
B7	15	I/O	Input or output B7. Referenced to V _{CCB} .						
B8	14	I/O	Input or output B8. Referenced to V _{CCB} .						
DIR	2	I	Direction-control signal for all ports. Referenced to V _{CCA} .						
	11	_	Ground.						
GND	12	_	Ground.						
	13	_	Ground.						
ŌĒ	22	I	Output Enable. Pull to GND to enable all outputs. Pull to V_{CCA} to place all outputs in high-impedance mode. Referenced to V_{CCA} .						
V _{CCA}	1	_	A-port supply voltage. 1.1 V ≤ V _{CCA} ≤ 5.5 V.						
V	23	_	B-port supply voltage. 1.1 V ≤ V _{CCB} ≤ 5.5 V.						
V _{CCB}	24	_	B-port supply voltage. 1.1 V ≤ V _{CCB} ≤ 5.5 V.						
PAD	_	_	Thermal pad. May be grounded (recommended) or left floating.						

(1) I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	3 1 3 ()		MIN	MAX	UNIT
V _{CCA}	Supply voltage A		-0.5	6.5	V
V _{CCB}	Supply voltage B		-0.5	6.5	V
		I/O Ports (A Port)	-0.5	6.5	
Vı	Input Voltage ⁽²⁾	I/O Ports (B Port)	-0.5	6.5	V
		Control Inputs	-0.5	6.5	
V	Voltage applied to any output in the high-impedance or power-off	A Port	-0.5	6.5	V
Vo	state ⁽²⁾	B Port	-0.5	6.5	
.,	Valle as a sufficient to any authorities the birth and accordance (2) (3)	A Port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage applied to any output in the high or low state ^{(2) (3)}	B Port	-0.5	V _{CCB} + 0.5	\ \ \
I _{IK}	Input clamp current	V _I < 0	-50		mA
I _{OK}	Output clamp current	V _O < 0	-50		mA
Io	Continuous output current	-	-50	50	mA
	Continuous current through V _{CC} or GND	-200	200	mA	
Tj	Junction Temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure beyond the limits listed in *Recommended Operating Conditions* may affect device reliability.

- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

6.2 ESD Ratings

			VALUE	UNIT		
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾				
V _(ESD) Electrostatic discharge		Charged device model (CDM), per AEC Q100-011	±1000	v		

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

				MIN	MAX	UNIT
V _{CCA}	Supply voltage A			1.08	5.5	V
V _{CCB}	Supply voltage B			1.08	5.5	V
			V _{CCO} = 1.1 V		-0.1	
			V _{CCO} = 1.4 V		-4	
1	High-level output o	surront	V _{CCO} = 1.65 V		-8	mA
I _{OH}	i ligit-level output t	Junem	V _{CCO} = 2.3 V		-12	IIIA
			V _{CCO} = 3 V		-24	
				-32		
			V _{CCO} = 1.1 V		0.1	
			V _{CCO} = 1.4 V		4	
	Low lovel output a	urront	V _{CCO} = 1.65 V		8	mA
l _{OL}	Low-level output o	urrent	V _{CCO} = 2.3 V		12	IIIA
			V _{CCO} = 3 V		24	
			V _{CCO} = 4.5 V		32	
VI	Input voltage (3)		·	0	5.5	V
V	Output voltage	Active State		0	V _{CCO}	V
Vo	Output voltage	Tri-State	Tri-State			V
T _A	Operating free-air	temperature	-40	125	°C	

⁽¹⁾ V_{CCI} is the V_{CC} associated with the input port.

6.4 Thermal Information

			SN74L)	(C8T245		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	RHL (VQFN)	RJW (UQFN)	UNIT	
		24 PINS	24 PINS	24 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	99.6	47.4	86.2	118.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	43.7	42.6	34.6	61.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.7	25.1	47.2	49.9	°C/W
Y _{JT}	Junction-to-top characterization parameter	6.4	2.7	1.5	3.3	°C/W
Y _{JB}	Junction-to-board characterization parameter	54.3	25.1	46.9	49.7	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case (bottom) thermal resistance	n/a	14.9	n/a	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ V_{CCO} is the V_{CC} associated with the output port.

⁽³⁾ All control inputs and data I/Os of this device have weak pulldowns so that the line is not floating when undefined external to the device. The input leakage from these weak pulldowns is defined by the I_I specification indicated under *Electrical Characteristics*.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1) (2)

		ting free-air temperature range (unless otherwise noted)(1) (2) Operating free-air temperature (T _A) TEST CONDITIONS V _{CCA} V _{CCB} V _{CCB} V _{CCB} Operating free-air temperature (T _A) -40°C to 85°C -40°C to		7)							
PA	RAMETER	CONDITIONS	V _{CCA}	V _{CCB}	25°	C	-40°	°C to 85°C	-40°	C to 125°C	UNI
					MIN TY	P MAX	MIN	TYP MAX	MIN	TYP MAX	
			1.1 V	1.1 V			0.44	0.88	0.44	0.88	
			1.4 V	1.4 V			0.60	0.98	0.60	0.98	
		Data Inputs	1.65 V	1.65 V			0.76	1.13	0.76	1.13	
		(Ax, Bx) (Referenced to	2.3 V	2.3 V			1.08	1.56	1.08	1.56	V
		V _{CCI})	3 V	3 V			1.48	1.92	1.48	1.92	
	Positive-		4.5 V	4.5 V			2.19	2.74	2.19	2.74	
V _{T+}	going input-		5.5 V	5.5 V			2.65	3.33	2.65	3.33	
v T+	threshold voltage		1.1 V	1.1 V			0.44	0.88	0.44	0.88	
	voltage		1.4 V	1.4 V			0.60	0.98	0.60	0.98	
		Control Inputs	1.65 V	1.65 V			0.76	1.13	0.76	1.13	
		(OE, DIR) (Referenced to	2.3 V	2.3 V			1.08	1.56	1.08	1.56	V
		V _{CCA})	3 V	3 V			1.48	1.92	1.48	1.92	
			4.5 V	4.5 V			2.19	2.74	2.19	2.74	
			5.5 V	5.5 V			2.65	3.33	2.65	3.33	
			1.1 V	1.1 V			0.17	0.48	0.17	0.48	
	Negative- going input-		1.4 V	1.4 V			0.28	0.59	0.28	0.59	
		Data Inputs	1.65 V	1.65 V			0.35	0.69	0.35	0.69	
		(Ax, Bx) (Referenced to	2.3 V	2.3 V			0.56	0.97	0.56	0.97	V
		V _{CCI})	3 V	3 V			0.89	1.5	0.89	1.5	
			4.5 V	4.5 V			1.51	1.97	1.51	1.97	
			5.5 V	5.5 V			1.88	2.4	1.88	2.4	
V _{T-}	threshold		1.1 V	1.1 V			0.17	0.48	0.17	0.48	
	voltage		1.4 V	1.4 V			0.28	0.6	0.28	0.6	
		Control Inputs	1.65 V	1.65 V			0.35	0.71	0.35	0.71	
		(OE, DIR) (Referenced to	2.3 V	2.3 V			0.56	1	0.56	1	V
		V _{CCA})	3 V	3 V			0.89	1.5	0.89	1.5	
			4.5 V	4.5 V			1.51	2	1.51	2	
			5.5 V	5.5 V			1.88	2.46	1.88	2.46	
			1.1 V	1.1 V			0.2	0.4	0.2	0.4	
			1.4 V	1.4 V			0.25	0.5	0.25	0.5	
		Data Inputs	1.65 V	1.65 V			0.3	0.55	0.3	0.55	
		(Ax, Bx) (Referenced to	2.3 V	2.3 V			0.38	0.65	0.38	0.65	V
		V _{CCI})	3 V	3 V			0.46	0.72	0.46	0.72	
	lmm.ut		4.5 V	4.5 V			0.58	0.93	0.58	0.93	
	Input- threshold		5.5 V	5.5 V			0.69	1.06	0.69	1.06	
ΔV _T	hysteresis		1.1 V	1.1 V			0.2	0.4	0.2	0.4	
	$(V_{T+}-V_{T-})$		1.4 V	1.4 V			0.25	0.5	0.25	0.5	
		Control Inputs	1.65 V	1.65 V			0.3	0.55	0.3	0.55	1
		(OE, DIR)	2.3 V	2.3 V			0.38	0.65	0.38	0.65	\ \
		(Referenced to V _{CCA})	3 V	3 V			0.46	0.72	0.46	0.72	2
			4.5 V	4.5 V			0.58	0.93	0.58	0.93	
			5.5 V	5.5 V			0.69	1.06	0.69	1.06	4



6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)(1) (2)

						0	peratii	ng free	air tempe	ature (T	A)		
PA	RAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}		25°C		-40°	C to 85°C	-40°	°C to 125	°C	UNIT
					MIN	TYP	MAX	MIN	TYP MA	X MIN	TYP N	VIAX	
		I _{OH} = -100 μA	1.1 V - 5.5 V	1.1 V - 5.5 V				V _{CCO} – 0.1		V _{CCO} – 0.1			
	High-level	$I_{OH} = -4 \text{ mA}$	1.4 V	1.4 V				1		1			
V_{OH}	output	$I_{OH} = -8 \text{ mA}$	1.65 V	1.65 V				1.2		1.2			V
	voltage (3)	$I_{OH} = -12 \text{ mA}$	2.3 V	2.3 V				1.9		1.9			
		$I_{OH} = -24 \text{ mA}$	3 V	3 V				2.4		2.4			
		I _{OH} = -32 mA	4.5 V	4.5 V				3.8		3.8			
		I _{OL} = 100 μA	1.1 V - 5.5 V	1.1 V - 5.5 V					0	1		0.1	
		I _{OL} = 4 mA	1.4 V	1.4 V					0	3		0.3	
V	Low-level	I _{OL} = 8 mA	1.65 V	1.65 V					0.4	5		0.45	V
V_{OL}	output voltage ⁽⁴⁾	I _{OL} = 12 mA	2.3 V	2.3 V					0	3		0.3	V
		I _{OL} = 24 mA	3 V	3 V					0.5	5		0.55	
		I _{OL} = 32 mA	4.5 V	4.5 V					0.5	5	í	0.55	
I _I	Input leakage	Control inputs (DIR, \overline{OE}) V _I = V _{CCA} or GND	1.1 V - 5.5 V	1.1 V - 5.5 V	-0.1		1.5	-0.1		2 -0.1		2	μΑ
'' c	current	Data Inputs (Ax, Bx) V _I = V _{CCI} or GND	1.1 V - 5.5 V	1.1 V - 5.5 V	-0.3		0.3	-1		1 –2		2	μA
	Partial power	A Port or B Port	0 V	0 V - 5.5 V	-1.5		1.5	-2		2 –2.5		2.5	
I _{off}	down current	$V_1 \text{ or } V_0 = 0 \text{ V} - 5.5 \text{ V}$	0 V - 5.5 V	0 V	-1.5		1.5	-2		2 –2.5		2.5	μA
	Floating		Floating (6)	0 V - 5.5 V	-1.5		1.5	-2		2 –2.5		2.5	
I _{off-float}		A Port or B Port V_I or $V_O = GND$	0 V - 5.5 V	Floating (6)	-1.5		1.5	-2		2 –2.5		2.5	μΑ
I _{OZ}	Tri-state output current (5)	A or B Port: $V_1 = V_{CCI}$ or GND $V_0 = V_{CCO}$ or GND $\overline{OE} = V_{T+(MAX)}$	1.1 V - 5.5 V	1.1 V - 5.5 V	-0.3		0.3	-1		1 –2		2	μA
			1.1 V - 5.5 V	1.1 V - 5.5 V			2			4		8	
	M	$V_I = V_{CCI}$ or GND $I_O = 0$	0 V	5.5 V	-0.2			-0.5		-1			
I_{CCA}	V _{CCA} supply current	10 - 0	5.5 V	0 V			1			2		4	μΑ
		V _I = GND I _O = 0	5.5 V	Floating (6)			2			4		8	
			1.1 V - 5.5 V	1.1 V - 5.5 V			2			4		8	
		$V_I = V_{CCI}$ or GND $I_O = 0$	0 V	5.5 V			1			2		4	
I_{CCB}	V _{CCB} supply current	10 - 0	5.5 V	0 V	-0.2			-0.5		-1			μΑ
		V _I = GND I _O = 0	Floating ⁽⁶⁾	5.5 V			2			4		8	
I _{CCA} +	Combined supply current	$V_I = V_{CCI}$ or GND $I_O = 0$	1.1 V - 5.5 V	1.1 V - 5.5 V			4			8		12	μA

6.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)(1) (2)

						0	peratir	ng free	-air te	mperat	ure (T _A)		
PAI	RAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}		25°C		-40 '	°C to 8	5°C	-40°0	C to 12	25°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
ΔI _{CCA}	V _{CCA} additional supply	Control inputs (DIR, $\overline{\text{OE}}$): $V_1 = V_{\text{CCA}} - 0.6 \text{ V}$ A port = VCCA or GND B Port = open	3.0 V - 5.5 V	3.0 V - 5.5 V						50			75	μΑ
	current per input	A Port: V _I = V _{CCA} - 0.6 V DIR = V _{CCA} , B Port = open	3.0 V - 5.5 V	3.0 V - 5.5 V						50			75	
ΔI _{CCB}	V _{CCB} additional supply current per input	B Port: V _I = V _{CCB} - 0.6 V DIR = GND, A Port = open	3.0 V - 5.5 V	3.0 V - 5.5 V						50			75	μА
C _i	Control Input Capacitance	V _I = 3.3 V or GND	3.3 V	3.3 V		2.6				5			5	pF
C _{io}	Data I/O Capacitance	OE = V _{CCA} , V _O = 1.65V DC +1 MHz -16 dBm sine wave	3.3 V	3.3 V		5.8				10			10	pF

- $\ensuremath{V_{\text{CCI}}}$ is the $\ensuremath{V_{\text{CC}}}$ associated with the input port.

- (2) V_{CCI} is the V_{CC} associated with the input port.
 (3) Tested at V_I = V_{T+(MAX)}.
 (4) Tested at V_I = V_{T-(MIN)}.
 (5) For I/O ports, the parameter I_{OZ} includes the input leakage current.
- Floating is defined as a node that is both not actively driven by an external device and has leakage not exceeding 10 nA.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.6 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1 \text{ V}$

See Figure 7-1 and Table 7-1 for test circuit and loading. See Figure 7-2, Figure 7-3, and Figure 7-4 for measurement waveforms.

									B-PORT	SUPPLY	VOLTAGE (√ _{CCB})																			
	PARAMETER	FROM	то	TEST	1.2 ± 0.1	V	1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		3.3 ± 0.3 V		5.0 ± 0.5 V		UNIT														
					MIN TYP	MAX	MIN TY	P MAX	MIN TY	P MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TY	P MAX															
		Α	В	–40°C to 85°C	10	65	10	31	7	25	7	24	5	22	5	21															
	Propagation			–40°C to 125°C	10	70	10	33	7	27	7	26	5	24	5	23	ns														
t _{pd}	^{Lpd} delay B	в А	٨	–40°C to 85°C	10	62	10	55	10	49	8	42	8	40	8	39	1115														
		В		-40°C to 125°C	10	68	10	60	10	54	8	47	8	45	8	44															
	ŌĒ	Α	–40°C to 85°C	20	64	20	64	20	64	20	64	20	64	20	64																
.	Disable time	OL		–40°C to 125°C	20	69	20	69	20	69	20	69	20	69	20	69	ns														
t _{dis}	Disable time	ŌĒ	ŌĒ	В	–40°C to 85°C	20	80	20	62	20	54	20	48	20	47	20	45	115													
				ŌĒ	ŌĒ		-40°C to 125°C	20	85	20	67	20	59	20	52	20	50	20	48												
	en Enable time	OF.	OF	OF.	OF.	OF.	OE.	<u> </u>	OF A	<u> </u>	–40°C to 85°C	20	90	20	91	20	91	20	91	20	90	20	90								
		OE	Α	-40°C to 125°C	20	97	20	98	20	97	20	96	20	96	20	96															
t _{en}																OE E	DE B	–40°C to 85°C	20	95	20	57	15	48	10	38	10	36	10	36	ns
		В	-40°C to 125°C	20	100	20	61	15	53	10	42	10	39	10	39																



6.7 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1 \text{ V}$

See Figure 7-1 and Table 7-1 for test circuit and loading. See Figure 7-2, Figure 7-3, and Figure 7-4 for measurement waveforms.

					<u> </u>				B-POR	SUPPLY	VOLTAGE (V _{CCB})						
	PARAMETER	FROM	то	TEST	1.2 ± 0	1 V	1.5 ± 0.	1 V	1.8 ± ().15 V	2.5 ± 0.2	2 V	3.3 ±	0.3 V	5.	0 ± 0.5 \	v	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TY	P MAX	MIN TYP	MAX	MIN T	P MAX	MIN	TYP	MAX	
		Α	В	-40°C to 85°C	10	52	5	25	5	23	5	17	5	14	3		13	
	Propagation	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		-40°C to 125°C	10	57	5	26	5	23	5	18	5	16	3		14	ns
t _{pd}	delay	В	Α	-40°C to 85°C	8	36	7	28	7	26	5	20	5	18	5		17	115
				-40°C to 125°C	8	40	7	29	7	26	5	22	5	20	5		18	
		ŌĒ	Α	-40°C to 85°C	15	40	15	40	15	40	15	40	15	40	15	·	40	
.	Disable time	OL		-40°C to 125°C	15	44	15	44	15	44	15	44	15	44	15		44	ns
t _{dis}	Disable time	ŌĒ	В	-40°C to 85°C	20	69	20	50	15	45	15	35	15	34	14		31	115
		OL		-40°C to 125°C	20	74	20	54	15	48	15	39	15	37	14		33	
		ŌĒ	Α	-40°C to 85°C	15	48	15	48	15	48	15	48	15	48	15		48	
	Enable time	OE	A	-40°C to 125°C	15	52	15	52	15	52	15	52	15	52	15		52	no
t _{en}	Lilable tille	ŌĒ	В	-40°C to 85°C	20	85	15	50	15	40	10	31	10	26	10		24	ns
		OL	D	–40°C to 125°C	20	91	15	54	15	44	10	33	10	29	10		26	

10 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated



6.8 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

See Figure 7-1 and Table 7-1 for test circuit and loading. See Figure 7-2, Figure 7-3, and Figure 7-4 for measurement waveforms.

									B-PORT S	SUPPLY	VOLTAGE (V _{CCB})					
	PARAMETER	FROM	то	TEST	1.2 ± 0.1	٧	1.5 ± 0.	1 V	1.8 ± 0.1	15 V	2.5 ± 0.2	2 V	3.3 ± 0	.3 V	5.0 ±	0.5 V	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TY	MAX	MIN T	P MAX	
		Α	В	–40°C to 85°C	8	50	6	21	6	18	4	14	4	11	2	10	
	Propagation			–40°C to 125°C	8	53	6	23	6	20	4	15	4	12	2	11	ns
t _{pd}	delay	В	Α	–40°C to 85°C	5	32	5	21	5	19	4	17	4	15	4	15	
		В		-40°C to 125°C	5	33	5	23	5	21	4	18	4	16	4	16	
		ŌĒ	Α	–40°C to 85°C	10	34	10	33	10	33	10	33	10	33	10	33	
	Disable time	OE	A	-40°C to 125°C	10	36	10	35	10	35	10	35	10	35	10	35	ns
t _{dis}	Disable time	ŌĒ	В	–40°C to 85°C	20	64	15	45	15	40	12	31	12	31	10	26	
		OL		-40°C to 125°C	20	69	15	49	15	44	12	33	12	38	10	28	
		ŌĒ	Α	–40°C to 85°C	10	38	10	38	10	38	10	38	10	38	10	38	
	Enable time	OE	A	-40°C to 125°C	10	40	10	40	10	40	10	40	10	40	10	40	
t _{en}	Enable time	ŌĒ	В	–40°C to 85°C	20	84	15	47	10	38	10	29	10	25	8	23	ns
		OE .	٥	-40°C to 125°C	20	89	15	51	10	42	10	30	10	26	8	25	



6.9 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$

See Figure 7-1 and Table 7-1 for test circuit and loading. See Figure 7-2, Figure 7-3, and Figure 7-4 for measurement waveforms.

									B-PORT SI	UPPLY	VOLTAGEe (V _{CCB})					
	PARAMETER	FROM	то	TEST	1.2 ± 0.1	٧	1.5 ± 0.1	V	1.8 ± 0.1	5 V	2.5 ± 0.2	: V	3.3 ± 0.	3 V	5.0 ± ().5 V	UNIT
				Constitutions	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TY	MAX	
		^	В	–40°C to 85°C	7	40	5	21	4	16	3	12	3	10	3	8	
	Propagation	Α	В	-40°C to 125°C	7	45	5	22	4	17	3	13	3	11	3	9	ns
t _{pd}	delay	В	Α	–40°C to 85°C	5	26	5	16	5	15	4	12	3	11	3	10	1115
		В	A	-40°C to 125°C	5	28	5	17	5	15	4	13	3	12	3	11	
		ŌĒ	Α	–40°C to 85°C	10	24	10	24	10	24	10	24	10	22	10	24	
	Disable time	OE	A	-40°C to 125°C	10	26	10	26	10	24	10	24	10	24	10	24]
t _{dis}	Disable time	ŌĒ	В	–40°C to 85°C	15	56	15	41	12	34	12	25	10	24	10	21	ns
		OE	В	-40°C to 125°C	15	62	15	44	12	37	12	29	10	26	10	22	
		ŌĒ	_	–40°C to 85°C	8	25	8	25	8	25	8	25	8	25	8	25	
	Enable time	OE	A	-40°C to 125°C	8	27	8	27	8	27	8	27	8	27	8	27	
t _{en}	Enable time	ŌĒ	В	–40°C to 85°C	20	80	15	46	10	34	10	25	5	23	5	18	ns
		OE.	٦	-40°C to 125°C	20	86	15	48	10	37	10	27	5	25	5	20	

Product Folder Links: SN74LXC8T245-Q1



6.10 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3 V$

See Figure 7-1 and Table 7-1 for test circuit and loading. See Figure 7-2, Figure 7-3, and Figure 7-4 for measurement waveforms.

									B-PORT S	UPPLY	VOLTAGE (\	/ _{CCB})					
	PARAMETER	FROM	то	TEST	1.2 ± 0.1	٧	1.5 ± 0.1	٧	1.8 ± 0.1	5 V	2.5 ± 0.2	: V	3.3 ± 0.	3 V	5.0 ± ().5 V	UNIT
					MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TY	P MAX	
		_	В	–40°C to 85°C	8	41	6	19	4	15	3	10	3	9	2	6.5	
	Propagation	Α	В	-40°C to 125°C	8	43	6	21	4	16	3	11	3	10	2	7.5	ns
t _{pd}	delay	В	Α	–40°C to 85°C	5	22	5	15	4	12	3	10	3	9	3	8.5	
		В	A	-40°C to 125°C	5	24	5	16	4	13	3	11	3	10	3	9	
		ŌĒ	Α	–40°C to 85°C	9	19	9	19	9	19	8	19	8	19	8	19	
	Disable time	OE	A	-40°C to 125°C	9	20	9	20	9	20	8	20	8	20	8	20	
t _{dis}	Disable time	ŌĒ	В	-40°C to 85°C	15	52	15	38	12	32	10	23	10	22	9	18	ns
		OE	В	-40°C to 125°C	15	59	15	41	12	35	10	26	10	23	9	20	
		ŌĒ	Α	–40°C to 85°C	5	20	5	20	5	20	5	20	5	20	5	20	
	Enable time	OE	A	-40°C to 125°C	5	22	5	22	5	22	5	22	5	22	5	22	
t _{en}	Enable time	ŌĒ	В	–40°C to 85°C	20	80	15	43	10	34	5	24	5	19	5	16	ns
		OL	0	-40°C to 125°C	20	85	15	46	10	36	5	27	5	21	5	18	



6.11 Switching Characteristics, $V_{CCA} = 5.0 \pm 0.5 \text{ V}$

See Figure 7-1 and Table 7-1 for test circuit and loading. See Figure 7-2, Figure 7-3, and Figure 7-4 for measurement waveforms.

									B-PORT S	UPPLY	VOLTAGE (\	/ _{CCB})						
	PARAMETER	FROM	то	TEST	1.2 ± 0.1	V	1.5 ± 0.1	٧	1.8 ± 0.1	5 V	2.5 ± 0.2	: V	3.3 ± 0	.3 V	5.	0 ± 0.5	V	UNIT
				Constitutions	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN TYP	MAX	MIN	TYP	MAX	
		Α	В	-40°C to 85°C	8	38	6	15	3	14	3	9.5	2	8	2		6	
	Propagation	^	В	-40°C to 125°C	8	42	6	17	3	15	3	10.5	2	8.5	2		7	no
t _{pd}	delay	В	_	-40°C to 85°C	5	22	4	13	3	10.5	3	8	2	7.5	2		7	ns
		В	Α	-40°C to 125°C	5	24	4	15	3	11.5	3	8.5	2	8	2		7.5	
		ŌĒ	Α	-40°C to 85°C	7	15	5	15	5	15	5	15	5	14	5		14	
	Disable time	OE	A	-40°C to 125°C	7	16	5	16	5	16	5	16	5	15	5		15	ns
t _{dis}	Disable time	ŌĒ	В	-40°C to 85°C	15	52	12	33	10	31	10	22	10	21	5		16	115
		OE	В	-40°C to 125°C	15	56	12	37	10	35	10	24	10	23	5		18	
		ŌĒ	Α	-40°C to 85°C	5	15	5	15	5	15	5	15	5	15	5		15	
	Enable time	OE	A	-40°C to 125°C	5	16	5	16	5	16	5	16	5	16	5		16	no
t _{en}	Eliable tille	ŌĒ	В	–40°C to 85°C	20	80	15	44	10	33	5	24	5	18	5		15	ns
		OL	0	-40°C to 125°C	20	85	15	48	10	35	5	26	5	20	5		17	

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

6.12 Switching Characteristics: T_{sk} , T_{MAX}

over operating free-air temperature range (unless otherwise noted)

					Operati	ng temp (T _A)	
PARAMETER	TEST CONDI	TIONS	V _{CCI}	V _{cco}	-40°0	C to 125°C	UNIT
					MIN	TYP MA	(
			3.0 V – 3.6 V	4.5 V – 5.5 V	200	420	
			1.65 V – 1.95 V	4.5 V – 5.5 V	100	200]
		Up Translation	1.1 V – 1.3 V	4.5 V – 5.5 V	20	40]
		Op Hansialion	1.65 V – 1.95 V	3.0 V – 3.6 V	100	210	
	50% Duty Cycle Input		1.1 V – 1.3 V	3.0 V – 3.6 V	10	20	
T _{MAX} - Maximum	One channel switching		1.1 V – 1.3 V	1.65 V – 1.95 V	5	10	Mhna
Data Rate	20% of pulse > 0.7*V _{CCO}		4.5 V – 5.5 V	3.0 V – 3.6 V	100	210	Mbps
	20% of pulse < 0.3*V _{CCO}		4.5 V – 5.5 V	1.65 V – 1.95 V	50	75	7 '
		Down Translation	4.5 V – 5.5 V	1.1 V – 1.3 V	15	30	
		Down Translation	3.0 V – 3.6 V	1.65 V – 1.95 V	40	75	
			3.0 V – 3.6 V	1.1 V – 1.3 V	10	20	
			1.65 V – 1.95 V	1.1 V – 1.3 V	5	10	
			3.0 V – 3.6 V	4.5 V – 5.5 V		0.	5
			1.65 V – 1.95 V	4.5 V – 5.5 V			1
		l la Translation	1.1 V – 1.3 V	4.5 V – 5.5 V		1.	5
		Up Translation	1.65 V – 1.95 V	3.0 V – 3.6 V		-	1
	Timing skew between		1.1 V – 1.3 V	3.0 V – 3.6 V		1.	5
t Output akaw	any two switching		1.1 V – 1.3 V	1.65 V – 1.95 V			2
t _{sk} - Output skew	outputs within the same		4.5 V – 5.5 V	3.0 V – 3.6 V		0.	ns 5
	device		4.5 V – 5.5 V	1.65 V – 1.95 V			1
		Down Translation	4.5 V – 5.5 V	1.1 V – 1.3 V		1.	5
		Down Translation	3.0 V – 3.6 V	1.65 V – 1.95 V			1
			3.0 V – 3.6 V	1.1 V – 1.3 V		1.	5
			1.65 V – 1.95 V	1.1 V – 1.3 V			2

6.13 Operating Characteristics

 $T_{\lambda} = 25^{\circ}C_{\bullet}(1)$

1 _A - 25 (O · /								
				Su	pply Voltage	$(V_{CCB} = V_{CC})$	CA)		
	PARAMETER	Test Conditions	1.2 ± 0.1V	1.5 ± 0.1V	1.8 ± 0.15V	2.5 ± 0.2V	3.3 ± 0.3V	5.0 ± 0.5V	UNIT
			TYP	TYP	TYP	TYP	TYP	TYP	
	A to B: outputs enabled	A Port	2	2	2	2	2	3	
C _{pdA} (2)	A to B: outputs disabled	CL = 0, RL = Open	2	2	2	2	2	3	pF
OpdA \	B to A: outputs enabled	f = 10 MHz	12	12	12	13	13	16	Pi
	B to A: outputs disabled	t _{rise} = t _{fall} = 1 ns B Port CL = 0, RL = Open f = 10 MHz t _{rise} = t _{fall} = 1 ns	2	2	2	2	2	3	
	A to B: outputs enabled		12	12	12	13	13	16	
C _{pdB} (2)	A to B: outputs disabled		2	2	2	2	2	3	ne
pdB (=)	B to A: outputs enabled		2	2	2	2	2	3	pF
	B to A: outputs disabled		2	2	2	2	2	3	

 ⁽¹⁾ For more information about power dissipation capacitance, see the CMOS Power Consumption and C_{pd} Calculation application report.
 (2) C_{pdA} and C_{pdB} are repectively A-Port and B-Port power dissipation capacitances per transceiver.



6.14 Typical Characteristics




Figure 6-1. Typical (T_A =25°C) Output High Voltage (V_{OH}) vs Source Current (I_{OH})




Figure 6-2. Typical (T_A=25°C) Output High Voltage (V_{OH}) vs Source Current (I_{OH})




Figure 6-3. Typical ($T_A=25^{\circ}C$) Output Low Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 6-4. Typical ($T_A=25^{\circ}C$) Output Low Voltage (V_{OL}) vs Sink Current (I_{OL})




Figure 6-5. Typical (T_A =25°C) Supply Current (I_{CC}) vs Input Voltage (V_{IN})





Figure 6-6. Typical (T_A =25°C) Supply Current (I_{CC}) vs Input Voltage (V_{IN})

7 Parameter Measurement Information

7.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f = 1 MHz
- $Z_{O} = 50 \Omega$
- Δt/ΔV ≤ 1 ns/V




C_L includes probe and jig capacitance.

Figure 7-1. Load Circuit


Table 7-1. Load Circuit Conditions

	Parameter	V _{cco}	R_L	CL	S ₁	V _{TP}
t _{pd}	Propagation (delay) time	1.1 V – 5.5 V	2 kΩ	15 pF	Open	N/A
		1.1 V – 1.6 V	2 kΩ	15 pF	2 × V _{CCO}	0.1 V
t _{en} , t _{dis}	Enable time, disable time	1.65 V – 2.7 V	2 kΩ	15 pF	2 × V _{CCO}	0.15 V
		3.0 V – 5.5 V	2 kΩ	15 pF	2 × V _{CCO}	0.3 V
		1.1 V – 1.6 V	2 kΩ	15 pF	GND	0.1 V
t _{en} , t _{dis}	Enable time, disable time	1.65 V – 2.7 V	2 kΩ	15 pF	GND	0.15 V
		3.0 V – 5.5 V	2 kΩ	15 pF	GND	0.3 V



- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1


Figure 7-2. Propagation Delay



- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1

Figure 7-3. Input Transition Rise and Fall Rate





- 1. Output waveform on the condition that input is driven to a valid Logic Low.
- 2. Output waveform on the condition that input is driven to a valid Logic High.
- 3. V_{CCO} is the supply pin associated with the output port.
- 4. V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .

Figure 7-4. Enable Time And Disable Time

8 Detailed Description

8.1 Overview

The SN74LXC8T245-Q1 is an 8-bit translating transceiver that uses two individually configurable power-supply rails. The device is operational with both V_{CCA} and V_{CCB} supplies as low as 1.1 V and as high as 5.5 V. Additionally, the device can operate with $V_{CCA} = V_{CCB}$. The A port is designed to track V_{CCA} , and the B port is designed to track V_{CCB} .


The SN74LXC8T245-Q1 device is designed for asynchronous communication between data buses, and transmits data from the A bus to the B bus or from the B bus to the A bus based on the logic level of the direction-control input (DIR). The output-enable input (\overline{OE}) is used to disable the outputs so the buses are effectively isolated. The control pins of the SN74LXC8T245-Q1 (DIR and \overline{OE}) are referenced to V_{CCA} . For the level shifter I/Os to be in the high-impedance state during power up or power down, the \overline{OE} pin should be tied to V_{CCA} through a pullup resistor.

This device is fully specified for partial-power-down applications using the I_{off} current. The I_{off} protection circuitry is designed so that no excessive current is drawn from or sourced into an input, output, or I/O while the device is powered down.

The V_{CC} isolation or V_{CC} disconnect feature is designed so that if either V_{CC} is less than 100 mV or disconnected with the complementary supply within recommended operating conditions, both I/O ports are weakly pulled-down and then set to the high-impedance state by disabling their outputs while the supply current is maintained. The $I_{off-float}$ circuitry is designed so that no excessive current is drawn from or sourced into an input, output, or I/O while the supply is floating.

Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 CMOS Schmitt-Trigger Inputs with Integrated Pulldowns

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law $(R = V \div I)$.

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the *Electrical Characteristics*, which makes this device extremely tolerant to slow or noisy inputs. Driving the inputs slowly will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, see the *Understanding Schmitt Triggers* application brief.

8.3.1.1 I/Os with Integrated Dynamic Pull-Down Resistors

Input circuits of the data I/Os are always active even when the device is disabled. It is recommended to keep a valid voltage level at the I/Os to avoid high current consumption. To help avoid floating inputs on the I/Os during disabling, this device has $100\text{-k}\Omega$ typical integrated weak dynamic pull-downs on all data I/Os. When the device is disabled, the dynamic pull-downs are activated for only a short period of time to help drive and keep low any floating inputs before the device I/Os become high impedance. If the I/O lines will be floated after the device is disabled, then it is recommended to keep them at a valid input voltage level using external pull-downs. This feature is ideal for loads of 30 pF or less. If greater capactive loading is present, then external pull-downs are recommended. If an external pull-up is required, then it should be no larger than $15 \text{ k}\Omega$ to avoid contention with the $100 \text{ k}\Omega$ internal pull-down.

8.3.1.2 Control Inputs with Integrated Static Pull-Down Resistors

Similar to the data I/Os, floating control inputs can cause high current consumption. This device has integrated weak static pull-downs of 5-M Ω typical on the control inputs (DIR and \overline{OE}) to help avoid this concern. These pull-downs are always present. For example, if the DIR pin is left floating, then the B port will be configured as an input and the A port will be configured as an output.

8.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

8.3.3 Partial Power Down (Ioff)

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.3.4 V_{CC} Isolation and V_{CC} Disconnect (I_{off-float})

This device has I/Os with Integrated Dynamic Pull-Down Resistors. The I/Os will get pulled down and then enter a high-impedance state when either supply is < 100 mV or left floating (disconnected), while the other supply is still connected to the device. It is recommended that the I/Os for this device are not driven and kept at a logic low state prior to floating (disconnecting) either supply.

The maximum supply current is specified by I_{CCx} , while V_{CCx} is floating, in the *Electrical Characterstics*. The maximum leakage into or out of any input or output pin on the device is specified by $I_{off(float)}$ in the *Electrical Characteristics*.




Figure 8-1. V_{CC} Disconnect Feature

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

8.3.6 Glitch-Free Power Supply Sequencing

Either supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to VCC when it should be held low or vice versa). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral.

8.3.7 Negative Clamping Diodes

Figure 8-2 shows how the inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.8 Fully Configurable Dual-Rail Design

Both the V_{CCA} and V_{CCB} pins can be supplied at any voltage from 1.1 V to 5.5 V, making the device suitable for translating between any of the voltage nodes (1.2 V, 1.5 V, 1.8 V, 3.3 V, and 5.0 V).

8.3.9 Supports High-Speed Translation

The SN74LXC8T245-Q1 device can support high data-rate applications. The translated signal data rate can be up to 420 Mbps when the signal is translated from 3.3 V to 5.0 V.

8.4 Device Functional Modes

Table 8-1. Function Table

CONTROL	. INPUTS (1)	PORT S	TATUS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	Н	Input (Hi-Z)	Output (Enabled)	A data to B bus
Н	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

(1) Input circuits of the data I/Os are always active and should be kept at a valid logic level.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LXC8T245-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74LXC8T245-Q1 device is ideal for use in applications where a push-pull driver is connected to the data I/Os. The maximum data rate can be up to 420 Mbps when device translates a signal from 3.3 V to 5.0 V.

9.2 Typical Application




Figure 9-1. LED Driver Application

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	1.1 V to 5.5 V
Output voltage range	1.1 V to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74LXC8T245-Q1 device to determine the input voltage range. For a valid logic-high, the value must exceed the positive-going input-threshold voltage (V_{t+}) of the input port. For a valid logic low the value must be less than the negative-going input-threshold voltage (V_{t-}) of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LXC8T245-Q1 device is driving to determine the output voltage range.

Copyright © 2023 Texas Instruments Incorporated



9.3 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing without any supply sequencing requirements such as ramp order or ramp rate.

This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices, as described in *Glitch-free Power Supply Sequencing*.

9.4 Layout

9.4.1 Layout Guidelines

For device reliability, following common printed-circuit board layout guidelines are recommended:

- Use bypass capacitors on the power supply pins and place them as close to the device as possible. A 0.1-μF capacitor is recommended, but transient performance can be improved by having both 1-μF and 0.1-μF capacitors in parallel as bypass capacitors.
- The high drive capability of this device creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

9.4.2 Layout Example




Figure 9-2. Layout Example - SN74LXC8T245PW-Q1

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Understanding Schmitt Triggers application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 15-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OL VOOTO 45 O DOOD O 4	A OTIV (F	\/000D	D00	-04	5000	D-110 0 0	(6)	L I 4 0000 LINII IM	40.1- 405	100450	
CLXC8T245QDGSRQ1	ACTIVE	VSSOP	DGS	24	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L8245Q	Samples
CLXC8T245QRHLRQ1	ACTIVE	VQFN	RHL	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LX8T245Q	Samples
SN74LXC8T245QPWRQ1	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LX8T245Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 15-Apr-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LXC8T245-Q1:

Catalog: SN74LXC8T245


NOTE: Qualified Version Definitions:


Catalog - Tl's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLXC8T245QDGSRQ1	VSSOP	DGS	24	5000	330.0	16.4	5.44	6.4	1.45	8.0	16.0	Q1
CLXC8T245QRHLRQ1	VQFN	RHL	24	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN74LXC8T245QPWRQ1	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1




www.ti.com 17-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLXC8T245QDGSRQ1	VSSOP	DGS	24	5000	356.0	356.0	35.0
CLXC8T245QRHLRQ1	VQFN	RHL	24	3000	367.0	367.0	35.0
SN74LXC8T245QPWRQ1	TSSOP	PW	24	2000	356.0	356.0	35.0

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated