











SN54AHCT240, SN74AHCT240

SCLS252N - OCTOBER 1995 - REVISED FEBRUARY 2018

SNx4AHCT240 Octal Inverting Buffers/Drivers With Tri-State Outputs

Features

- Inputs are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- **Network Switches**
- Health and Fitness
- **Televisions**
- Power Infrastructures

Description


SNx4AHCT240 The octal buffers/drivers are designed specifically to improve both the performance and density of tri-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AHCT240DB	SSOP (20)	7.50 mm × 5.30 mm
SN74AHCT240NS	SO (20)	12.60 mm × 5.30 mm
SN74AHCT240PW	TSSOP (20)	6.50 mm × 4.40 mm
SN74AHCT240DW	SOIC (20)	12.80 mm × 7.50 mm
SN74AHCT240N	PDIP (20)	25.40 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Copyright © 2016, Texas Instruments Incorporated



Ta	h	عا	Ωf	Co	nte	nto
ı a	v	ı	vi	\mathbf{v}	IIIC	1110

1 Features 1 9.2 Functional Block Diagram	
2 Applications	1
3 Description 1 9.4 Device Functional Modes	
4 Revision History	1
5 Pin Configuration and Functions	1
6 Specifications	1
6.1 Absolute Maximum Ratings	1:
6.2 ESD Ratings	1:
6.3 Recommended Operating Conditions	1
6.4 Thermal Information	1:
6.5 Electrical Characteristics	t 1:
6.6 Switching Characteristics	1:
6.7 Noise Characteristics	1
6.8 Operating Characteristics	1
7 Typical Characteristics	1
8 Parameter Measurement Information	1
9 Detailed Description	
9.1 Overview	

4 Revision History

ıa	anges from nevision w (April 2016) to nevision in	Page
,	Added junction temperature to Absolute Maximum Ratings table	٠ ،
I	Moved storage temperature from ESD Ratings table to Absolute Maximum Ratings table	'
(Changed the Function table layout	10
_		_

CI	hanges from Revision L (October 2014) to Revision M	Page
•	Changed Handling Ratings table title to ESD Ratings	
•	Added –40°C to 85°C to SN74AHCT240 header in Electrical Characteristics table	<u>5</u>
	Added -40°C to 85°C to SN74AHCT240 header in Switching Characteristics table	F

CI	nanges from Revision K (July 2003) to Revision L	age
•	Updated document to new TI data sheet format	1
•	Deleted Ordering Information table.	1
•	Added Military Disclaimer to Features list.	
•	Added Applications.	1
•	Extended operating temperature range to 125°C	5
•	Added Thermal Information table	5
•	Added –40°C to 125°C for SN74AHCT240 in the Electrical Specifications table.	5
•	Added -40°C to 125°C for SN74AHCT240 in the Switching Characteristics table	6
•	Added Detailed Description section	10
•	Added Application and Implementation section	11
•	Added Power Supply Recommendations and Layout sections	12


Submit Documentation Feedback

Copyright © 1995–2018, Texas Instruments Incorporated




5 Pin Configuration and Functions

SN54AHCT240, J or W Package SN74AHCT240, DB, DGV, DW, N, NS, or PW Package (20) Pin Top View



SN54AHCT240 FK Package (20) Pin Top View



Pin Functions

P	IN	1/0	DECORPTION				
NAME	NO.	I/O DESCRIPTION Output Enable 1					
1 OE	1	I	Output Enable 1				
1A1	2	1	1A1 Input				
2Y4	3	Ο	2Y4 Output				
1A2	4	1	1A2 Input				
2Y3	5	0	2Y3 Output				
1A3	6	1	1A3 Input				
2Y2	7	0	2Y2 Output				
1A4	8	1	1A4 Input				
2Y1	9	0	2Y1 Output				
GND	10	_	Ground Pin				
2A1	11	1	2A1 Input				
1Y4	12	0	1Y4 Output				
2A2	13	1	2A2 Input				
1Y3	14	0	1Y3 Output				
2A3	15	1	2A3 Input				
1Y2	16	0	1Y2 Output				
2A4	17	1	2A4 Input				
1Y1	18	0	1Y1 Output				
2 OE	19	I	Output Enable 2				
VCC	20		Power Pin				

Product Folder Links: SN54AHCT240 SN74AHCT240



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, V _{CC}	-0.5	7	V	
Input voltage, V ₁ ⁽²⁾			7	V
Output voltage, V _O ⁽²⁾		-0.5	$V_{CC} + 0.5$	V
Input clamp current, I _{IK}	V ₁ < 0		-20	mA
Output clamp current, I _{OK}	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Continuous output current, I _O	$V_O = 0$ to V_{CC}		±25	mA
Continuous current through V _{CC} or GND		±75	mA	
Junction temperature, T _J		150	°C	
Storage temperature, T _{stg}	Storage temperature, T _{stg}			

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			MIN	MAX	UNIT
V _(ESD)	Clastrostatia dia sharas	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	1000	W
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

Copyright © 1995–2018, Texas Instruments Incorporated

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AHCT240		SN74AHCT240		LINUT
		MIN	MAX	MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	٧
V_{IH}	High-level input voltage	2		2		٧
V_{IL}	Low-level Input voltage		0.8		0.8	٧
V_{I}	Input voltage	0	5.5	0	5.5	٧
V _O	Output voltage	0	V_{CC}	0	V_{CC}	V
I _{OH}	High-level output current		-8		-8	mA
I _{OL}	Low-level output current		8		8	mA
T _A	Operating free-air temperature	-55	125	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the *Implications of Slow or Floating CMOS Inputs* application report.

6.4 Thermal Information

				SN74AHCT240			
	THERMAL METRIC(1)	DW	DB	N	NS	PW	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.0	99.9	54.9	80.4	105.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.9	61.7	41.7	46.9	39.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	50.5	55.2	35.8	47.9	56.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.1	22.6	27.9	19.9	3.1	
ΨЈВ	Junction-to-board characterization parameter	50.1	54.8	35.7	47.5	55.8	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A = 25°C		SN54AHCT240		-40°C to 85°C SN74AHCT240		-40°C to 125°C SN74AHCT240		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V	High-level	$I_{OH} = -50 \ \mu A, \ V_{CC} = 4.5 \ V$	4.4	4.5		4.4		4.4		4.4		V
V _{OH}	output voltage	$I_{OH} = -8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	3.94			3.8		3.8		3.8		V
V	Low-level	$I_{OL} = 50 \ \mu A, \ V_{CC} = 4.5 \ V$			0.1		0.1		0.1		0.1	V
V _{OL}	output voltage	$I_{OL} = 8 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.36		0.44		0.44		0.44	V
I _{OZ}	High- impedance- state output current	$V_O = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V}$			±0.25		±2.5		±2.5		±2.5	μА
I _I	Inflection- point current	V _I = 5.5 V or GND V _{CC} = 0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μΑ
I _{CC}	Supply current	$V_I = V_{CC}$ or GND $I_O = 0, V_{CC} = 5.5 \text{ V}$			4		40		40		40	μΑ
$\Delta I_{CC}^{(2)}$	Supply current change	One input at 3.4 V other inputs at V_{CC} or GND $V_{CC} = 5.5 \text{ V}$			1.35		1.5		1.5		1.5	mA
C _i	Input capacitance	$V_I = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V}$		2.5	10				10		10	pF
C _o	Output capacitance	$V_O = V_{CC}$ or GND $V_{CC} = 5.5 \text{ V}$		3								pF

Product Folder Links: SN54AHCT240 SN74AHCT240

On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{\rm CC}=0$ V. This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or $V_{\rm CC}$.



6.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see *Parameter Measurement Information* section)

	PARAMETER	TEST C	TEST CONDITIONS		T _A = 25°C		SN54AHCT240		-40°C to 85°C SN74AHCT240		-40°C to 125°C SN74AHCT240	
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Propagation delay time (low-to-high output)	- A-to-Y	C ₁ = 15 pF	5.4 ⁽¹⁾	7.4 ⁽¹⁾	1 (1)	8.5 ⁽¹⁾	1	8.5	1	9.5	
t _{PHL}	Propagation delay time (high-to-low output)	A-10-1	C _L = 15 pr	5.4 ⁽¹⁾	7.4 ⁽¹⁾	1 (1)	8.5 ⁽¹⁾	1	8.5	1	9.5	ns
t _{PZH}	Enable time (to the high level)	ŌĒ-to-Y	C 15 = F	7.7 ⁽¹⁾	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13	
t _{PZL}	Enable time (to the low level)	OE-TO-Y	C _L = 15 pF	7.7 ⁽¹⁾	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13	ns
t _{PHZ}	Disable time (from high level)	ŌĒ-to-Y	C 15 = F	8.3(1)	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13	ns
t _{PLZ}	Disable time (from low level)		C _L = 15 pF	8.3(1)	10.4 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	13	113
t _{PLH}	Propagation delay time (low-to-high output)	A to V	C ₁ = 50 pF	5.9	8.4	1	9.5	1	9.5	1	10.5	
t _{PHL}	Propagation delay time (high-to-low output)	A-to-Y	C _L = 50 pr	5.9	8.4	1	9.5	1	9.5	1	10.5	ns
t _{PZH}	Enable time (to the high level)	OE-to-Y	C 50 75	8.2	11.4	1	13	1	13	1	14	ns
t _{PZL}	Enable time (to the low level)	OE-10-Y	C _L = 50 pF	8.2	11.4	1	13	1	13	1	14	
t _{PHZ}	Disable time (from high level)	ŌĒ-to-Y	C 50 75	8.8	11.4	1	13	1	13	1	14	
t _{PLZ}	Disable time (from low level)	OE-10-Y	C _L = 50 pF	8.8	11.4	1	13	1	13	1	14	ns
t _{sk(o)}	Skew (time), output		C _L = 50 pF		1 (2)		1		1		1	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$

	PARAMETER	SN74AHCT240						
	PARAMETER	MIN	TYP	MAX	UNIT			
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}		4.1		V			
V _{IH(D)}	High-level dynamic input voltage	2			V			
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V			

⁽¹⁾ Characteristics are for surface-mount packages only.

6.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load, f = 1 MHz	10	pF

Product Folder Links: SN54AHCT240 SN74AHCT240

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.



7 Typical Characteristics




Figure 1. TPD vs Temperature

Submit Documentation Feedback




8 Parameter Measurement Information

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- PRR ≤ 1 MHz
- $Z_{\rm O} = 50 \ \Omega$
- $t_r \le 3 \text{ ns}$
- $t_f \le 3 \text{ ns}$


NOTE

All parameters and waveforms are not applicable to all devices.



- (1) C_L includes probe and jig capacitance.
- (2) The outputs are measured one at a time, with one transition per measurement.

Figure 2. Load Circuit For Totem-Pole Outputs



- (1) C_L includes probe and jig capacitance.
- (2) The outputs are measured one at a time, with one transition per measurement.

Figure 3. Load Circuit For Tri-State And Open-Drain Outputs

Table 1. Loading Conditions For Parameter

TEST	S1
t _{PLH} ⁽¹⁾ , t _{PHL} ⁽¹⁾	Open
t _{PLZ} ⁽²⁾ , t _{PZL} ⁽³⁾	V _{CC}
$t_{PHZ}^{(2)}, t_{PZH}^{(3)}$	GND
Open drain	V _{CC}

- t_{PLH} and t_{PHL} are the same as t_{pd}.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} . t_{PZL} and t_{PZH} are the same as t_{en} .





Figure 4. Voltage Waveforms Pulse Durations

Submit Documentation Feedback





(1) The outputs are measured one at a time, with one transition per measurement.

Figure 5. Voltage Waveforms Propagation Delay Times Inverting and Noninverting Outputs





Figure 6. Voltage Waveforms Setup And Hold Times



- (1) Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
- (2) Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- (3) The outputs are measured one at a time, with one transition per measurement.

Figure 7. Votlage Waveforms Enable And Disable Times Low- and High-Level Enabling

Product Folder Links: SN54AHCT240 SN74AHCT240





9 Detailed Description

9.1 Overview

The SN74AHCT240 devices are organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram





Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

- V_{CC} is optimized at 5 V
- Allows up-voltage translation from 3.3 V to 5 V
 - Inputs accept V_{IH} levels of 2 V
- · Slow edge rates minimize output ringing
- · Inputs are TTL-voltage compatible

9.4 Device Functional Modes

Table 2. Function Table (Each 4-bit Inverting Buffer/Driver)

IN	PUTS	OUTPUT
ŌĒ	Α	Y
L	Н	L
L	L	Н
Н	X	Z

Submit Documentation Feedback



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SNx4AHCT240 device is a low-drive CMOS device that may be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V_{II} and 2-V V_{IH}. This feature makes the SNx4AHCT240 device ideal for translating up from 3.3 V to 5 V. Figure 8 shows this type of translation.

10.2 Typical Application




Figure 8. Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{II} in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant, allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions:


Copyright © 1995-2018, Texas Instruments Incorporated

- Load currents should not exceed 25 mA per output and 75 mA total for the part.
- Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Such examples are when only two inputs of a triple-input AND gate are used, or only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 10 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 10. Layout Diagram

2 Submit Documentation Feedback



13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHCT240	Click here	Click here	Click here	Click here	Click here	
SN74AHCT240	Click here	Click here	Click here	Click here	Click here	

13.3 Trademarks

E2E is a trademark of Texas Instruments.

Copyright © 1995-2018, Texas Instruments Incorporated

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54AHCT240 SN74AHCT240





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9680601Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9680601Q2A SNJ54AHCT 240FK	Samples
5962-9680601QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9680601QR A SNJ54AHCT240J	Sample
5962-9680601QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9680601QS A SNJ54AHCT240W	Sample
SN74AHCT240DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Sample
SN74AHCT240DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Sample
SN74AHCT240DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Sample
SN74AHCT240N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT240N	Sample
SN74AHCT240NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Sample
SN74AHCT240NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT240	Sample
SN74AHCT240PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Sample
SN74AHCT240PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Sample
SN74AHCT240PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Sample
SN74AHCT240PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Sample
SN74AHCT240PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB240	Sample
SNJ54AHCT240FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9680601Q2A SNJ54AHCT	Sample



PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
										240FK	
SNJ54AHCT240J	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9680601QR A	Samples
										SNJ54AHCT240J	
SNJ54AHCT240W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9680601QS A SNJ54AHCT240W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

OTHER QUALIFIED VERSIONS OF SN54AHCT240, SN74AHCT240:

• Automotive: SN74AHCT240-Q1, SN74AHCT240-Q1

• Military: SN54AHCT240

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Jan-2018


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT240DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT240DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT240NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

www.ti.com 31-Jan-2018




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT240DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHCT240DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT240NSR	SO	NS	20	2000	367.0	367.0	45.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated