

Single/Dual/Quad Comparators with Accurate Reference Output

Data Sheet **[ADCMP394](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)/[ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)/[ADCMP396](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf)**

FEATURES

High accuracy reference output voltage: 1 V ± 0.9% Single-supply voltage operation: 2.3 V to 5.5 V Rail-to-rail common-mode input voltage range Low input offset voltage across V_{CMR}: 1 mV typical **Guarantees comparator output logic low from V_{CC} = 0.9 V to undervoltage lockout (UVLO) Operating temperature range: −40°C to +125°C Package types: 8-lead, narrow body SOIC [\(ADCMP394\)](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf) 10-lead MSOP [\(ADCMP395\)](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf) 16-lead, narrow body SOIC [\(ADCMP396\)](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf)**

APPLICATIONS

Battery management/monitoring Power supply detection Window comparators Threshold detectors/discriminators Microprocessor systems

GENERAL DESCRIPTION

Th[e ADCMP394](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)[/ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)[/ADCMP396 a](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf)re single/dual/quad rail-to-rail input, low power comparator ideal for use in generalpurpose applications. These comparators operate from a supply voltage of 2.3 V to 5.5 V and draw a minimal amount of current. The singl[e ADCMP394 c](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)onsumes only 33.9 µA of supply current. The dual [ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf) and qua[d ADCMP396](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf) consumes 37.2 µA and 41.6 µA of supply current respectively. The low voltage and low current operation of these devices makes it ideal for battery-powered systems.

The comparators features a common-mode input voltage range of 200 mV beyond rails, an offset voltage of 1 mV typical across the full common-mode range, and a UVLO monitor. In addition, the design of the comparator allows a defined output state upon power-up. The comparator generates a logic low output if the supply voltage is less than the UVLO threshold.

The [ADCMP394](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)[/ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)[/ADCMP396](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf) incorporates a 1 V ± 0.9% buffered reference voltage. The reference voltage output can directly connect to the comparator input to serve as the trip value for precise monitoring and detection of positive voltage. It can also act as an offset when monitoring the negative voltage.

The [ADCMP394](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf) an[d ADCMP396 a](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf)re available in 8-pin and 16 lead, narrow body SOIC package, respectively. The [ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf) is available in a 10-lead MSOP package. The comparators are specified to operate over the −40°C to +125°C extended temperature range.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADCMP394_395_396.pdf&product=ADCMP394%20ADCMP395%20ADCMP396&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENT

REVISION HISTORY

11/14—Revision 0: Initial Version

SPECIFICATIONS

 V_{CC} = 2.3 V to 5.5 V, T_A = −40°C to +125°C, V_{CMR} = −200 mV to V_{CC} + 200 mV, unless otherwise noted. Typical values are at T_A = 25°C.

¹ V_{OD} is overdrive voltage.
² R_{PULL-UP} = 10 kΩ, and C_L = 50 pF.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 3. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 4[. ADCMP394 P](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)in Function Descriptions

Figure 5[. ADCMP395 P](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)in Configuration

Table 5[. ADCMP395 P](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)in Function Descriptions

Figure 6[. ADCMP396 P](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf)in Configuration

Table 6[. ADCMP396 P](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf)in Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 9. Supply Current (I_{CC}) vs. Supply Voltage (V_{CC}) at Output Low Voltage

Figure 10. Input Offset Voltage (Vos) vs. Supply Voltage (Vcc), Vcm = 1 V for Various Temperatures

Figure 11. Output Voltage (V_{OUT}) vs. Supply Voltage (V_{CC}), R_{PULLUP} = 10 k Ω

Figure 12. Supply Current (I_{CC}) vs. Supply Voltage (V_{CC}) at Output High Voltage

Figure 13. Supply Current (I_{CC}) vs. Temperature at Output High Voltage (V_{OH})

Figure 16. Supply Current (Icc) vs. Temperature at Output Low Voltage (VoL)

Figure 20. Propagation Delay vs. Input Overdrive Voltage, Low to High, Channel B

Figure 21. Output Voltage Rise Time (tR) vs. Pull-Up Resistance (RPULLUP)

Data Sheet **ADCMP394/ADCMP395/ADCMP396**

Figure 22. Propagation Delay vs. Input Overdrive Voltage, High to Low

Figure 23. Propagation Delay vs. Input Overdrive Voltage, High to Low, Channel B

Figure 24. Output Voltage Fall Time (tF) vs. Pull-Up Resistance (RPULLUP)

Figure 25. Reference Voltage (VREF) vs. Source Current (IsouRCE) of the REF Pin, $V_{CC} = 3.3 V$

Figure 27. Output Voltage (Vout) Low vs. Sink Current (IsINK) for Various Supply Voltages

Figure 28. Reference Voltage (VREF) vs. Sink Current (ISINK) of the REF Pin, $V_{CC} = 3.3 V$

THEORY OF OPERATION **BASIC COMPARATOR**

In its most basic configuration, a comparator can be used to convert an analog input signal to a digital output signal (see [Figure 31\)](#page-10-7). The analog signal on INx+ is compared to the voltage on INx−, and the voltage at OUTx is either high or low, depending on whether INx+ is at a higher or lower potential than INx−, respectively.

Figure 31. Basic Comparator and Input and Output Signals

RAIL-TO-RAIL INPUT (RRI)

Using a CMOS nonRRI stage (that is, a single differential pair) limits the input voltage to approximately one gate-to-source voltage (V _{GS}) away from one of the supply lines. Because V _{GS} for normal operation is commonly more than 1 V, a single differential pair input stage comparator greatly restricts the allowable input voltage. This restriction can be quite limiting with low voltage supplies. To resolve this issue, RRI stages allow the input signal range to extend up to the supply voltage range. In the case of th[e ADCMP394](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)[/ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)[/ADCMP396,](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf) the inputs continue to operate 200 mV beyond the supply rails.

OPEN-DRAIN OUTPUT

The [ADCMP394](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)[/ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)[/ADCMP396](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf) have an open-drain output stage that requires an external resistor to pull up to the logic high voltage level when the output transistor is switched off. The pull-up resistor must be large enough to avoid excessive power dissipation, but small enough to switch logic levels reasonably quickly when the comparator output is connected to other digital circuitry. The rise time of the open-drain output depends on the pull-up resistor (R_{PULLUP}) and load capacitor (C_{L}) used.

The rise time can be calculated by

$$
t_R = 2.2 \ R_{\text{PULUP}} \ C_L \tag{1}
$$

POWER-UP BEHAVIOR

On power-up, when V_{CC} reaches 0.9 V, th[e ADCMP394/](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf) [ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)[/ADCMP396](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf) is guaranteed to assert an output low logic. When the voltage on the Vcc pin exceeds UVLO, the comparator inputs take control.

CROSSOVER BIAS POINT

Rail-to-rail inputs of this type of architecture in both op amps and comparators, have a dual front-end design. PMOS devices are inactive near the $\rm V_{CC}$ rail, and NMOS devices are inactive near GND. At some predetermined point in the common-mode range, a crossover occurs. At this point, normally 0.8 V and V_{CC} – 0.8 V, the measured offset voltages change.

COMPARATOR HYSTERESIS

In noisy environments, or when the differential input amplitudes are relatively small or slow moving, adding hysteresis (V_{HYST}) to the comparator is often desirable. The transfer function for a comparator with hysteresis is shown in [Figure 32.](#page-10-8) As the input voltage approaches the threshold (0 V in [Figure 32\)](#page-10-8) from below the threshold region in a positive direction, the comparator switches from low to high when the input crosses $+V_{\text{HYST}}/2$. The new switch threshold becomes $-V_{HYST}/2$. The comparator remains in the high state until the −V_{HYST}/2 threshold is crossed from below the threshold region in a negative direction. In this manner, noise or feedback output signals centered on the 0 V input cannot cause the comparator to switch states unless it exceeds the region bounded by \pm V $_{\rm HYST}/2$.

Figure 32. Comparator Hysteresis Transfer Function

TYPICAL APPLICATIONS **ADDING HYSTERESIS**

To add hysteresis, see [Figure 33;](#page-11-3) two resistors are used to create different switching thresholds, depending on whether the input signal is increasing or decreasing in magnitude. When the input voltage increases, the threshold is above V_{REF} , and when the input voltage decreases, the threshold is below VREF.

Figure 33. Noninverting Comparator Configuration with Hysteresis

The upper input threshold level is given by

$$
V_{IN_HI} = \frac{V_{REF}(R1 + R2)}{R2}
$$
 (2)

Assuming RLOAD >> R2, RPULLUP.

The lower input threshold level is given by

$$
V_{IN_LO} = \frac{V_{REF}(R1 + R2 + R_{PULLUP}) - V_{CC}R1}{R2 + R_{PULLUP}}
$$
(3)

The hysteresis is the difference between these voltages levels.

$$
V_{HYS} = \frac{V_{REF} \times (R1 \times R_{PULL-UP}) + V_{CC} \times (R1 \times R2)}{R2(R2 + R_{PULL-UP})}
$$
(4)

WINDOW COMPARATOR FOR POSITIVE VOLTAGE MONITORING

When monitoring a positive supply, the desired nominal operating voltage for monitoring is denoted by V_M , I_M is the nominal current through the resistor divider, Vov is the overvoltage trip point, and V_{UV} is the undervoltage trip point.

Figure 34. Positive Undervoltage/Overvoltage Monitoring Configuration

[Figure 34 i](#page-11-4)llustrates the positive voltage monitoring input connection. Three external resistors, R_x , R_y , and R_z , divide the positive voltage for monitoring, V_M , into the high-side voltage, VPH, and the low-side voltage, VPL. The high-side voltage is connected to the INA+ pin and the low-side voltage is connected to the INB− pin.

To trigger an overvoltage condition, the low-side voltage (in this case, V_{PL}) must exceed the V_{REF} threshold on the INB+ pin. Calculate the low-side voltage, V_{PL} , by the following:

$$
V_{PL} = V_{REF} = V_{OV} \left(\frac{R_Z}{R_X + R_Y + R_Z} \right) \tag{5}
$$

In addition,

$$
R_X + R_Y + R_Z = V_M / I_M \tag{6}
$$

Therefore, Rz, which sets the desired trip point for the overvoltage monitor, is calculated as

$$
R_Z = \frac{(V_{REF})(V_M)}{(V_{OV})(I_M)}\tag{7}
$$

To trigger the undervoltage condition, the high-side voltage, V_{PH}, must be less than the V_{REF} threshold on the INA- pin. The high-side voltage, VPH, is calculated by

$$
V_{PH} = V_{REF} = V_{UV} \left(\frac{R_{Y} + R_{Z}}{R_{X} + R_{Y} + R_{Z}} \right)
$$
 (8)

Because R_z is already known, R_y can be expressed as

$$
R_{Y} = \frac{(V_{REF})(V_{M})}{(V_{UV})(I_{M})} - R_{Z}
$$
\n(9)

When R_Y and R_Z are known, R_X can be calculated by

$$
R_X = (V_M/I_M) - R_Y - R_Z \tag{10}
$$

If V_M , I_M , V_{OV} , or V_{UV} changes, each step must be recalculated.

WINDOW COMPARATOR FOR NEGATIVE VOLTAGE MONITORING

[Figure 35 s](#page-12-2)hows the circuit configuration for negative supply voltage monitoring. To monitor a negative voltage, a reference voltage is required to connect to the end node of the voltage divider circuit, in this case, REF.

Figure 35. Negative Undervoltage/Overvoltage Monitoring Configuration

Equation 7, Equation 9, and Equation 10 need some minor modifications. The reference voltage, VREF, is added to the overall voltage drop; therefore, it must be subtracted from V_M , V_{UV}, and V_{OV} before using each of them in Equation 7, Equation 9, and Equation 10.

To monitor a negative voltage level, the resistor divider circuit divides the voltage differential level between V_{REF} and the negative supply voltage into the high-side voltage, V_{NH} , and the low-side voltage, V_{NL}. The high-side voltage, V_{NH}, is connected to INA+, and the low-side voltage, V_{NL} , is connected to INB−.

To trigger an overvoltage condition, the monitored voltage must exceed the nominal voltage in terms of magnitude, and the high-side voltage (in this case, V_{NH}) on the INA+ pin must be more negative than ground. Calculate the high-side voltage, V_{NH}, by using the following formula:

$$
V_{NH} = GND = \left[(V_{REF} - V_{OV}) \left(\frac{R_X + R_Y}{R_X + R_Y + R_Z} \right) \right] + V_{OV} \tag{11}
$$

In addition,

$$
R_X + R_Y + R_Z = \frac{(V_M - V_{REF})}{I_M}
$$
\n(12)

Therefore, Rz, which sets the desired trip point for the overvoltage monitor, is calculated by

$$
R_Z = \frac{V_{REF}(V_M - V_{REF})}{I_M(V_{REF} - V_{OV})}
$$
\n(13)

To trigger an undervoltage condition, the monitored voltage must be less than the nominal voltage in terms of magnitude, and the low-side voltage (in this case, V_{NL}) on the INB− pin must be more positive than ground. Calculate the low-side voltage, V_{NL} , by the following:

$$
V_{NL} = GND = \left[(V_{REF} - V_{UV}) \left(\frac{R_X}{R_X + R_Y + R_Z} \right) \right] + V_{UV}
$$
 (14)

Data Sheet **ADCMP394/ADCMP395/ADCMP396**

Because R_z is already known, R_y can be expressed as follows:

$$
R_{Y} = \frac{V_{REF}(V_{M} - V_{REF})}{I_{M}(V_{REF} - V_{UV})} - R_{Z}
$$
\n(15)

When R_Y and R_Z are known, R_X is then calculated by

$$
R_{X} = \frac{(V_{M} - V_{REF})}{I_{M}} - R_{Y} - R_{Z}
$$
\n(16)

PROGRAMMABLE SEQUENCING CONTROL CIRCUIT

The circuit shown i[n Figure 36 i](#page-12-3)s used to control power supply sequencing. The delay is set by the combination of the pull-up resistor (R_{PULUP}), the load capacitor (C_L), and the resistor divider network.

Figure 36. Programmable Sequencing Control Circuit

[Figure 37 s](#page-12-4)hows a simple block diagram for a programmable sequencing control circuit. The application delays the enable signal, EN, of the external regulators (LDO x) in a linear order when the open-drain signal (SEQ) changes from low to high impedance.

Th[e ADCMP394](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)[/ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)[/ADCMP396 h](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf)ave a defined output state during startup, which prevents any regulator from turning on if V_{CC} is still below the UVLO threshold.

Figure 37. Simplified Block Diagram of a Programmable Sequencing Control Circuit

Figure 38. Programmable Sequencing Control Circuit Timing Diagram

When the SEQ signal changes from low to high impedance, the load capacitor, CL, starts to charge. The time it takes to charge the load capacitor to the pull-up voltage (in this case, V_{REF} or V_{CC}) is the maximum delay programmable in the circuit. It is recommended to have the threshold within 10% to 90% of the pull-up voltage. Calculate the maximum allowable delay by

$$
t_{MAX} = 2.2R_{PULLUP}C_{LOAD}
$$
 (17)

The delay of each output is changed by changing the threshold voltage, V1 to V4, when the comparator changes its output state.

To calculate the voltage thresholds for the comparator, use the following formulas:

$$
VI = V_{REF} \left(1 - e^{\frac{-t_i}{R_{PULUP}C_t}} \right)
$$
 (18)

$$
V2 = V_{REF} \left(1 - e^{\frac{-t_2}{R_{PULUP}C_L}} \right)
$$
 (19)

$$
V3 = V_{REF} \left(1 - e^{\frac{-t_3}{R_{PULUP}C_L}} \right)
$$
 (20)

$$
V4 = V_{REF} \left(1 - e^{\frac{-t_i}{R_{PULUP}C_L}} \right) \tag{21}
$$

The threshold voltages can come from a voltage reference or a voltage divider circuit, as shown i[n Figure 36.](#page-12-3)

First, determine the allowable current, I_{DIV}, flowing through the resistor divider. After the value for I_{DIV} is determined, calculate R1, R2, R3, R4, and R5 using the following formulas:

$$
R_{DIV} = \frac{V_{REF}}{I_{DIV}} = RI + R2 + R3 + R4 + R5
$$
\n(22)

$$
RI = \frac{VIR_{DIV}}{V_{REF}}\tag{23}
$$

$$
R2 = \frac{V2R_{DIV}}{V_{REF}} - RI
$$
\n(24)

$$
R3 = \frac{V3R_{DIV}}{V_{REF}} - R1 - R2
$$
\n(25)

$$
R4 = \frac{V4R_{DIV}}{V_{REF}} - R1 - R2 - R3
$$
 (26)

$$
R5 = R_{DIV} - R1 - R2 - R3 - R4 \tag{27}
$$

To create a mirrored voltage sequence, add a resistor (RMIRROR) between the pull-up resistor (RPULLUP) and the load capacitor (CL) as shown in [Figure 39.](#page-13-0)

Figure 39. Circuit Configuration for a Mirrored Voltage Sequencer

[Figure 39 s](#page-13-0)hows the circuit configuration for a mirrored voltage sequencer. When SEQ changes from low to high impedance, the response is similar to [Figure 38.](#page-13-1) When SEQ changes from high to low impedance, the load capacitor (CL) starts to discharge at a rate set by RMIRROR. The delay of each comparator is dependent on the threshold voltage previously set for t_1 to t_4 . The result is a mirrored power-down sequence.

Data Sheet **ADCMP394/ADCMP395/ADCMP396**

12209-240

Figure 40. Mirrored Voltage Sequencer Timing Diagram

The timing diagram for the mirrored voltage sequencer is shown in [Figure 40.](#page-14-1)

Equation 18 through Equation 21 must account for the additional resistance, RMIRROR, in the calculations of the voltage thresholds. To calculate these new thresholds, see Equation 28 through Equation 31.

$$
VI = V_{REF} \left(1 - e^{\frac{-t_{I}}{(R_{PULLUP} + R_{MIRROR})C_{L}}}\right)
$$
 (28)

$$
V2 = V_{REF} \left(1 - e^{\frac{-t_2}{\left(R_{PULLUP} + R_{MIRROR} \right) C_L}} \right)
$$
 (29)

$$
V3 = V_{REF} \left(1 - e^{\frac{-t_3}{\left(R_{PULUP} + R_{MIRROR}\right)C_L}} \right)
$$
 (30)

$$
V4 = V_{REF} \left(1 - e^{\frac{-t_4}{\left(R_{PULUP} + R_{MIRROR}\right)C_L}} \right)
$$
(31)

RMIRROR provides the mirrored delay by prolonging the discharge time of the capacitor. The mirrored voltage sequencer uses the same threshold in Equation 28 to Equation 31 in a decreasing order. To calculate the exact value of the mirrored delay time, see Equation 32 through Equation 35.

$$
t_{5} = -R_{MIRROR}C_{L} \ln\left(\frac{V4}{V_{REF}}\right)
$$
 (32)

$$
t_{6} = -R_{MIRROR}C_{L} \ln\left(\frac{V3}{V_{REF}}\right)
$$
\n(33)

$$
t_7 = -R_{MIRROR} C_L \ln\left(\frac{V2}{V_{REF}}\right)
$$
 (34)

$$
t_s = -R_{MIRROR} C_L \ln\left(\frac{V I}{V_{REF}}\right)
$$
 (35)

MIRRORED VOLTAGE SEQUENCER EXAMPLE

To illustrate how the mirrored voltage sequencer works, see [Figure 37 a](#page-12-4)nd then consider a system that uses a V_{REF} of 1 V and requires a delay of 50 ms when SEQ changes from low to high impedance, and between each regulator when turning on. These considerations require a rise time of at least 200 ms for the pull-up resistor (R_{PULLUP}) and the load capacitor (C_L). The sum of the resistance of RMIRROR and RPULLUP must be large enough to charge the capacitor longer than the minimum required delay. For a symmetrical mirrored power-down sequence, the value of RMIRROR must be much larger than RPULLUP. A 10 k Ω RPULLUP value limits the pull-down current to 100 µA while giving a reasonable value for RMIRROR. A typical 1 µF capacitor together with a 150 kΩ RMIRROR value gives a value of

$$
t_{MAX} = 2.2((160 \times 10^3) \times (1 \times 10^{-6})) = 351 \text{ ms}
$$
 (36)

The threshold voltage required by each comparator is set by Equation 28 to Equation 31. For example,

$$
VI = V_{REF}\left(1 - e^{\frac{-50 \times 10^{-3}}{160 \times 10^{3} \times 1 \times 10^{-6}}}\right)
$$

where $VI = 268.38$ mV.

Therefore, $V2 = 464.74$ mV, $V3 = 608.39$ mV, and $V4 =$ 713.5 mV.

Next, consider 10 μ A as the maximum current (I_{DIV}) flowing through the resistor divider network. This current gives the total resistance of the divider network (RDIV) and the individual resistor values using Equation 22 to Equation 27, resulting in the following:

- $R_{\text{DIV}} = 100 \text{ k}\Omega$
- $R1 = 26.84 \text{ k}\Omega \approx 26.7 \text{ k}\Omega$
- $R2 = 19.64 \text{ k}\Omega \approx 19.6 \text{ k}\Omega$
- $R3 = 14.37 k\Omega \approx 14.3 k\Omega$
- $R4 = 10.51 \text{ k}\Omega \approx 10.5 \text{ k}\Omega$
- $R5 = 28.65 \text{ k}\Omega \approx 28.7 \text{ k}\Omega$

Resistor values from the calculation are nonindustry standard, using industry standard resistor values resulted in a new RDIV value of 99.8 kΩ. Due to the discrepancy of the calculated resistor value to the industry standard value, the threshold of each comparator also changed. Calculate the new threshold values by using a simple voltage divider formula:

$$
VI = V_{REF}R1/R_{DIV}
$$
\n(37)

\nwhere V1 =
$$
\frac{1 \text{V} (26.7 \text{ k}\Omega)}{99.8 \text{ k}\Omega} = 267.54 \text{ mV}.
$$

Therefore, $V2 = 463.93$ mV, $V3 = 607.21$ mV, and $V4 = 712.42$ mV.

Because the threshold of each comparator has changed, the time when each comparator changes its output has also changed. Calculate the new delay values for each comparator by using the following equation:

$$
t_{I} = -C_{L} \left(R_{PULLUP} + R_{MIRROR} \right) \ln \left(1 - \frac{VI}{V_{REF}} \right)
$$
 (38)

where $t_1 = -1 \mu F(10 kΩ + 150 kΩ)ln \left(1 - \frac{26 R E I(11)}{1}\right)$ $\left(1-\frac{267.54 \text{ mV}}{1-\frac{1}{2}}\right)$ J $\Big|_{1-}$ 1 $1 - \frac{267.54 \text{ mV}}{1}$ = 49.81 ms.

Therefore, t_2 = 99.78 ms, t_3 = 149.52 ms, and t_4 = 199.4 ms.

To calculate t₅ through t₈, use Equation 32 to Equation 35:

$$
t_{S} = -R_{MIRROR} C_{L} \ln \left(\frac{V4}{V_{REF}} \right)
$$

where t₅ = -150 k $\Omega \times 1$ µF \times ln $\frac{1}{1}$ J $\left(\frac{712.42 \text{ mV}}{1}\right)$ \backslash ſ 1 712.42 mV $= 50.86$ ms.

Therefore, $t_6 = 74.83$ ms, $t_7 = 115.2$ ms, and $t_8 = 197.78$ ms.

THRESHOLD AND TIMEOUT PROGRAMMABLE VOLTAGE SUPERVISOR

[Figure 41 s](#page-15-1)hows a circuit configuration for a programmable threshold and timeout circuit. The timeout, tRESET, defines the duration that the input voltage (V_{IN}) must be kept above the threshold voltage to toggle the RESET signal, preventing the device from operating when V_{IN} is not stable. If V_{IN} falls below the threshold voltage, the RESET signal toggles quickly.

Timing Diagram

During startup, the [ADCMP394/](http://www.analog.com/ADCMP394?doc=ADCMP394_395_396.pdf)[ADCMP395](http://www.analog.com/ADCMP395?doc=ADCMP394_395_396.pdf)[/ADCMP396](http://www.analog.com/ADCMP396?doc=ADCMP394_395_396.pdf) guarantee a low output state when V_{CC} is still below the UVLO threshold, preventing the voltage supervisor from toggling.

When V_{IN} reaches the threshold set by the resistor divider (R1 and R2) and V_{REF} , OUT1 changes from low to high and starts to charge the timeout capacitor (C_T). If V_N is kept above the threshold voltage and the voltage in C_T reaches V_{REF} , OUT2 toggles. If V_{IN} falls below the threshold voltage while C_T is charging, the timeout capacitor quickly discharges, preventing OUT2 from toggling while V_{IN} is not stable.

In the condition that V_{IN} is tied to V_{CC} , the circuit operates when V_{CC} is more than the minimum operating voltage.

The threshold voltage (V_{TH}) is configured by changing the resistor divider or VREF. Calculate the threshold voltage by

$$
V_{TH} = V_{REF} \left(1 + \frac{R I}{R2} \right) \tag{39}
$$

Timeout is adjusted by changing the values of the pull-up resistor or the timeout capacitor. To set the timeout value, determine the allowable current flowing through RPULLUP, IPULLUP. When IPULLUP is known, calculate RPULLUP and C_T by the following formulas:

$$
R_{\text{PULUP}} = V_{\text{CC}} / I_{\text{PULUP}} \tag{40}
$$

$$
C_T = \frac{-t_{RESET}}{R_{PULLUP} ln\left(1 - \frac{V_{REF}}{V_{CC}}\right)}
$$
(41)

OUTLINE DIMENSIONS

ORDERING GUIDE

1 Z = RoHS Compliant Part.

©2014–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12209-0-5/16(B)

www.analog.com