

LMV301 Low Input Bias Current, 1.8V Op Amp w/ Rail-to-Rail Output

Check for Samples: LMV301

FEATURES

- Input Bias Current: 0.182 pA **Gain Bandwidth Product: 1 MHz** Supply Voltage at 1.8V: 1.8 to 5 V
- Supply Current: 150 µA
- Input Referred Voltage Noise at 1kHz: 40nV/√Hz
- DC Gain (600Ω Load): 100 dB
- Output Voltage Range at 1.8V: 0.024 to 1.77 V
- Input Common-Mode Voltage Range: -0.3 to ±1.2 V

APPLICATIONS

- Thermocouple Amplifiers
- **Photo Current Amplifiers**
- **Transducer Amplifiers**
- Sample and Hold Circuits
- **Low Frequency Active Filters**

Connection Diagram




Figure 1. SC70-5 Package See Package Number DCK0005A

DESCRIPTION

The LMV301 CMOS operational amplifier is ideal for single supply, low voltage operation with an ensured operating voltage range from 1.8V to 5V. The low input bias current of less than 0.182pA typical, eliminates input voltage errors that may originate from small input signals. This makes the LMV301 ideal for electrometer applications requiring low input leakage such as sensitive photodetection transimpedance amplifiers and sensor amplifiers. The LMV301 also features a rail-to-rail output voltage swing in addition to a input common-mode range that includes ground. The LMV301 will drive a 600Ω resistive load and up to 1000pF capacitive load in unity gain follower applications. The low supply voltage also makes the LMV301 well suited for portable two-cell battery systems and single cell Li-lon systems.

The LMV301 exhibits excellent speed-power ratio, achieving 1MHz at unity gain with low supply current. The high DC gain of 100dB makes it ideal for other low frequency applications.

The LMV301 is offered in a space saving SC70 package, which is only 2.0X2.1X1.0mm. It is also similar to the LMV321 except the LMV301 has a CMOS input.

Applications Circuit




Figure 2. Low Leakage Sample and Hold



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Absolute Maximum Ratings(1)(2)

ESD Tolerance ⁽³⁾	Machine Model	200V	
ESD Tolerance (*)	Human Body Model	2000V	
Differential Input Voltage	·	±Supply Voltage	
Supply Voltage (V ⁺ - V ⁻)		5.5V	
Output Short Circuit to V+(4)			
Output Short Circuit to V ⁻⁽⁴⁾			
Storage Temperature Range		−65°C to 150°C	
Mounting Temperature	Infrared or Convection (20 sec)	235°C	
Junction Temperature ⁽⁵⁾		150°C	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Human body model, 1.5kΩ in series with 100pF. Machine model, 200Ω in series with 100pF.
- (4) Applies to both single supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45mA over long term may adversely affect reliability.
- (5) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Operating Ratings (1)

Supply Voltage			1.8V to 5.0V
Temperature Range			-40°C ≤ T _J ≤ +85°C
Thermal Resistance (θ _{JA})	Ultra Tiny SC70-5 Package	5-pin Surface Mount	478°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.



1.8V DC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 1.8V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$, and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

	Parameter	Test Condition	s	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
V _{OS}	Input Offset Voltage	$V_{CM} = 0.4V, V^{+} = 1.3V, = V^{-}$	= −0.5V		0.9	8 9	mV
I _B	Input Bias Current				0.182	35 50	pA
I _S	Supply Current	$V_{CM} = 0.4V, V^{+} = 1.3V, = V^{-}$	= −0.5V		150	250 275	μA
CMRR	Common Mode Rejection Ratio	0.3V ≤ V _{CM} ≤ 0.9V		62 60	108		dB
PSRR	Power Supply Rejection Ratio	$1.8V \le V^+ \le 5V$, $0.9 \le V_{CM} \le 2.5V$	67 62	110		dB	
V _{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50dB	-0.3 0		0.6	V	
A_V	Large Signal Voltage Gain Sourcing	$R_L = 600\Omega$ to 0V, V ⁺ = 1.2V, V _O = -0.2V to 0.8V, V _{CM} = 0V	80 75	119		dB	
		$R_L = 2k\Omega$ to 0V, V ⁺ = 1.2V, V = -0.2V to 0.8V, $V_{CM} = 0V$	80 75	111			
	Sinking	$R_L = 600\Omega$ to 0V, $V^+ = 1.2V$, $V_O = -0.2V$ to 0.8V, $V_{CM} = 0.00$		80 75	94		٩D
		$R_L = 2k\Omega$ to 0V, V ⁺ = 1.2V, V = -0.2V to 0.8V, $V_{CM} = 0V$	80 75	96		dB	
Vo	Output Swing	$R_L = 600\Omega$ to 0.9V $V_{IN} = \pm 100$ mV	V _{OH}	1.65 1.63	1.72		V
			V _{OL}		0.074	0.100	V
		$R_L = 2k\Omega$ to 0.9V $V_{IN} = \pm 100$ mV	V _{OH}	1.75 1.74	1.77		V
			V _{OL}		0.024	0.035 0.040	V
I _O	Output Short Circuit Current	Sourcing, V _O = 0V, V _{IN} = 100mV	4 3.3	8.4		mA	
		Sinking, $V_O = 1.8V$, $V_{IN} = -100$ mV		7	9.8		mA

⁽¹⁾ All limits are ensured by testing or statistical analysis.

1.8V AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 1.8V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$, and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

	Parameter	Test Conditions	Typ ⁽¹⁾	Units	
SR	Slew Rate	See ⁽²⁾	0.57	V/µs	
GBW	Gain Bandwidth Product		1	MHz	
φm	Phase Margin		60	Deg	
G _m	Gain Margin		10	dB	
e _n	Input-Referred Voltage Noise	$f = 1kHz$, $V_{CM} = 0.5V$ f = 100kHz	40 30	nV/√ Hz	
THD	Total Harmonic Distortion	$f = 1kHz$, $A_V = +1$ RL = $600k\Omega$, $V_{IN} = 1V_{PP}$	0.089	%	

⁽¹⁾ Typical value represent the most likely parametric norm.

⁽²⁾ Typical value represent the most likely parametric norm.

⁽²⁾ V+ = 5V. Connected as voltage follower with 5V step input. Number specified is the slower of the positive and negative slew rates.



2.7V DC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$, and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

	Parameter	Test Conditions		Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
V _{OS}	Input Offset Voltage	$V_{CM} = 0.35V, V^{+} = 1.7V, V^{-} = -$	·1V		0.9	8 9	mV
I _B	Input Bias Current				0.182	35 50	pA
I _S	Supply Current	$V_{CM} = 0.35V, V^{+} = 1.7V, V^{-} = -$		153	250 275	μΑ	
CMRR	Common Mode Rejection Ratio	$-0.15V \le V_{CM} \le 1.35V$	62 60	115		dB	
PSRR	Power Supply Rejection Ratio	1.8V ≤ V+ ≤ 5V	67 62	110		dB	
V _{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50dB	-0.3 0		1.5	V	
A_V	Large Signal Voltage Gain Sourcing	$R_L = 600\Omega$ to 0V, V ⁺ = 1.35V, V -1.35V, V _O = -1V to 1V, V _{CM} =		80 75	100		
		$R_L = 2k\Omega$ to 0V, V ⁺ = 1.35V, V ⁻ V _O = -1V to 1V, V _{CM} = 0V	83 77	114		dB	
	Sinking	$R_L = 600\Omega$ to 0V, V ⁺ = 1.35V, V -1.35V, V _O = -1V to 1V, V _{CM} =		80 75	98		4D
		$R_L = 2k\Omega$ to 0V, V ⁺ = 1.35V, V ⁻ V _O = -1V to 1V, V _{CM} = 0V	= −1.35V,	80 75	99		dB
Vo	Output Swing	$R_L = 600\Omega$ to 1.35V $V_{IN} = \pm 100$ mV	V _{OH}	2.550 2.530	2.62		V
			V _{OL}		0.078	0.100	V
		$R_L = 2k\Omega$ to 1.35V $V_{IN} = \pm 100$ mV	V _{OH}	2.650 2.640	2.675		V
			V _{OL}		0.024	0.045	V
lo	Output Short Circuit Current	Sourcing, V _O = 0V, V _{IN} = 100mV	20 15	32		mA	
		Sinking, $V_O = 2.7V$, $V_{IN} = -100$ mV		19 12	24		mA

⁽¹⁾ All limits are ensured by testing or statistical analysis.

2.7V AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25$ °C. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = 1.0V$, $V_O = 1.35V$ and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

	Parameter	Test Conditions	Typ ⁽¹⁾	Units	
SR	Slew Rate	See ⁽²⁾	0.60	V/µs	
GBW	Gain Bandwidth Product		1	MHz	
φm	Phase Margin		65	Deg	
G _m	Gain Margin		10	dB	
e _n	Input-Referred Voltage Noise	$f = 1kHz, V_{CM} = 0.5V$ f = 100kHz	40 30	nV/√Hz	
THD	Total Harmonic Distortion	$f = 1kHz, A_V = +1$ $R_L = 600k\Omega, V_{IN} = 1V_{PP}$	0.077	%	

⁽¹⁾ Typical value represent the most likely parametric norm.

⁽²⁾ Typical value represent the most likely parametric norm.

⁽²⁾ V⁺ = 5V. Connected as voltage follower with 5V step input. Number specified is the slower of the positive and negative slew rates.



5V DC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$, and $R_L > 1M\Omega$. **Boldface** limits apply at the temperature extremes.

	Parameter	Test Conditions		Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
V _{OS}	Input Offset Voltage	$V_{CM} = 0.5V, V^{+} = 3V, V^{-} = -2$	V		0.9	8 9	mV
I _B	Input Bias Current				0.182	35 50	pA
I _S	Supply Current	$V_{CM} = 0.5V, V^{+} = 3V, V^{-} = -2$	V		163	260 285	μΑ
CMRR	Common Mode Rejection Ratio	$-1.3V \le V_{CM} \le 2.5V$	62 61	111		dB	
PSRR	Power Supply Rejection Ratio	1.8V ≤ V ⁺ ≤ 5V		67 62	110		dB
V _{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50dB		-0.3 0		3.8	V
A_V	Large Signal Voltage Gain Sourcing	$R_L = 600\Omega$ to 0V, V ⁺ = 2.5V, V _O = -2V to 2V, V _{CM} = 0V	√ = -2.5V,	86 82	117		dB
		$R_L = 2k\Omega \text{ to 0V, V}^+ = 2.5V, V^-$ $V_O = -2V \text{ to 2V, V}_{CM} = 0V$	89 85	116		QD	
	Sinking	$R_L = 600\Omega$ to 0V, $V^+ = 2.5V$, $V_O = -2V$ to 2V, $V_{CM} = 0V$	√ = -2.5V,	80 75	105		40
		$R_L = 2k\Omega \text{ to 0V, V}^+ = 2.5V, V^-$ $V_O = -2V \text{ to 2V, V}_{CM} = 0V$	80 75	107		dB	
Vo	Output Swing	$R_L = 600\Omega$ to 2.5V $V_{IN} = \pm 100$ mV	V _{OH}	4.850 4.840	4.893		V
			V _{OL}		0.1	0.150 1.160	V
		$R_L = 2k\Omega$ to 2.5V	V _{OH}	4.935	4.966		V
		$V_{IN} = \pm 100 \text{mV}$		0.034	0.065 0.075	V	
l _O	Output Short Circuit Current	Sourcing, V _O = 0V, V _{IN} = 100mV		85 68	108		mA
		Sinking, $V_O = 5V$, $V_{IN} = -100$ mV		60 45	69		mA

⁽¹⁾ All limits are ensured by testing or statistical analysis.

5V AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J=25^{\circ}C$. $V^+=5V$, $V^-=0V$, $V_{CM}=V^+/2$, $V_O=2.5V$ and $R_L>1M\Omega$. **Boldface** limits apply at the temperature extremes.

	Parameter	Parameter Test Conditions			
SR	Slew Rate	See ⁽²⁾	0.66	V/µs	
GBW	Gain Bandwidth Product		1	MHz	
φm	Phase Margin		70	Deg	
G _m	Gain Margin		15	dB	
e _n	Input-Referred Voltage Noise	$f = 1kHz$, $V_{CM} = 1V$ f = 100kHz	40 30	nV/√Hz	
THD	Total Harmonic Distortion	$f = 1kHz, A_V = +1$ $R_L = 600\Omega, V_O = 1V_{PP}$	0.069	%	


⁽¹⁾ Typical value represent the most likely parametric norm.

⁽²⁾ Typical value represent the most likely parametric norm.

⁽²⁾ V⁺ = 5V. Connected as voltage follower with 5V step input. Number specified is the slower of the positive and negative slew rates.



Simplified Schematic





Typical Performance Characteristics

Unless otherwise specified, $T_A = 25$ °C.





Figure 3.

Output Negative Swing vs. Supply Voltage



15

-5

1.5


40°C

2 2.5 3 3.5

 V_{S} (V) Figure 5.

Output Positive Swing vs. Supply Voltage

4 4.5 5 5.5 6



 $V_{S}(V)$ Figure 7.





Figure 4.






Figure 6.





Figure 8.





3.5 4

Typical Performance Characteristics (continued)

Unless otherwise specified, $T_A = 25$ °C.








Sourcing Current vs. Output Voltage

Figure 11.







Figure 10.

0 0.5 1 1.5

Sinking Current vs. Output Voltage

2 2.5 3

 $V_{CM}(V)$



Sinking Current vs. Output Voltage




Figure 14.



Unless otherwise specified, $T_A = 25$ °C.






Figure 15.



Open Loop Frequency Response



Sinking Current vs. Output Voltage




Figure 16.




Figure 18.






Figure 20.




Unless otherwise specified, $T_A = 25$ °C.





Noise vs. Frequency Response








Figure 22.





Noise vs. Frequency Response





Unless otherwise specified, $T_A = 25$ °C.






Figure 27.








Figure 28.




Figure 30.





Figure 32.



Unless otherwise specified, $T_A = 25$ °C.






Figure 34.



APPLICATION HINTS

Compensating Input Capacitance

The high input resistance of the LMV301 op amp allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier circuit, Figure 35, the frequency of this pole is

$$fp = \frac{1}{2\pi C_S R_P}$$

where

C_S is the total capacitance at the inverting input, including amplifier input capacitance and any stray
capacitance from the IC socket (if one is used), circuit board traces, etc.,

•
$$R_P$$
 is the parallel combination of R_F and R_{IN} (1)

This formula, as well as all formulae derived below, apply to inverting and non-inverting op amp configurations.

When the feedback resistors are smaller than a few $k\Omega$, the frequency of the feedback pole will be quite high, since C_S is generally less than 10pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" -3dB frequency, a feedback capacitor, C_F , should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low frequency noise gain. To maintain stability a feedback capacitor will probably be needed if

$$(\frac{\mathsf{R}_\mathsf{F}}{\mathsf{R}_\mathsf{IN}} + 1) \le \sqrt{6 \times 2\pi \times \mathsf{GBW} \times \mathsf{R}_\mathsf{F} \times \mathsf{C}_\mathsf{S}}$$
 (2)

Where

$$\left(\frac{\mathsf{R}_\mathsf{F}}{\mathsf{R}_\mathsf{IN}} + 1\right) \tag{3}$$

is the amplifier's low frequency noise gain and GBW is the amplifier's gain bandwidth product.

An amplifier's low frequency noise gain is represented by the formula

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) \tag{4}$$

regardless of whether the amplifier is being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \ge 2\sqrt{GBW \times R_F \times C_S},$$
 (5)

the following value of feedback capacitor is recommended:

$$C_{\mathsf{F}} = \frac{C_{\mathsf{S}}}{2\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right)} \tag{6}$$



If


$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) < 2\sqrt{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}} \tag{7}$$

the feedback capacitor should be:

$$C_{\mathsf{F}} = \sqrt{\frac{C_{\mathsf{S}}}{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}}}} \tag{8}$$

Note that these capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_{\mathsf{F}} = \frac{C_{\mathsf{S}}\mathsf{R}_{\mathsf{IN}}}{\mathsf{R}_{\mathsf{F}}} \tag{9}$$



 C_S consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistors.

Figure 35. General Operational Amplifier Circuit

Using the smaller capacitor will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the values of C_F should be checked on the actual circuit, starting with the computed value.

Capacitive Load Tolerance

Like many other op amps, the LMV301 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity gain follower. The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable. As shown in Figure 36, the addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5pF to 10pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.






Figure 36. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (Figure 37). Typically a pull up resistor conducting 500µA or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor.




Figure 37. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 100pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the low bias current of the LMV301, typically less than 0.182pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are guite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptable low, because under conditions of the high humidity or dust or contamination, the surface leakage will be appreciable. To minimized the effect of any surface leakage, lay out a ring of foil completely surrounding the LMV301's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op amp's inputs. See Figure 38. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. The PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMV301's actual performance. However, if a guard ring is held within 5mV of the inputs, then even a resistance of 10¹¹Ω would cause only 0.05pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier performance. See Figure 39, Figure 40, and Figure 41 for typical connections of guard rings for standard op amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 42.






Figure 38. Example, using the LMV301, of Guard Ring in P.C. Board Layout

Guard Ring Connections




Figure 39. Inverting Amplifier




Figure 40. Non-Inverting Amplifier




Figure 41. Follower







Figure 42. Howland Current Pump

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 43.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 43. Air Wiring

Typical Single-Supply Applications

 $(V_{+} = 5.0 \text{ VDC})$




Figure 44. Low-Leakage Sample-and-Hold






Figure 45. Sine-Wave Oscillator

Oscillator frequency is determined by R1, R2, C1, and C2:

$$fosc = 1/2\pi RC$$

where

This circuit, as shown, oscillates at 2.0kHz with a peak-to-peak output swing of 4.5V.




Figure 46. 1 Hz Square-Wave Oscillator






Figure 47. Power Amplifier






 $f_O = 10 \text{ Hz}$ Q = 2.1 Gain = -8.8

Figure 48. 10Hz Bandpass Filter



$$\begin{split} &f_c = 10 \text{ Hz} \\ &d = 0.895 \\ &Gain = 1 \\ &2 \text{ dB passband ripple} \end{split}$$

Figure 49. 10 Hz High-Pass Filter



 $f_c = 1 Hz$ d = 1.414Gain = 1.57

Figure 50. 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)

SNOS968A-MAY 2004-REVISED MAY 2013



REVISION HISTORY

Ch	anges from Original (May 2013) to Revision A	Page
•	Changed layout of National Data Sheet to TI format	19



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV301MG/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A48	Samples
LMV301MGX/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A48	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

www.ti.com 29-Oct-2021

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV301MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV301MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3

www.ti.com 29-Oct-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV301MG/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV301MGX/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.
 Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated