

Wide Bandwidth, Low Noise, Vibration Sensor

Data Sheet **[ADcmXL1021-1](https://www.analog.com/ADcmXL1021-1?doc=ADcmXL1021-1.pdf)**

FEATURES

Single axis, digital output MEMS vibration sensing module ±50 g measurement range Ultralow output noise density, 26 μg/√Hz (MTC mode) Wide bandwidth: dc to 10 kHz within 3 dB flatness (RTS mode) Embedded fast data conversion rate: 220 kSPS 6 digital FIR filters, 32 taps (coefficients), default options High-pass filter cutoff frequencies: 1 kHz, 5 kHz, 10 kHz Low-pass filter cutoff frequencies: 1 kHz, 5 kHz, 10 kHz User configurable digital filter option (32 coefficients) Spectral analysis through internal FFT Extended record length: 2048 bins with user configurable bin sizes from 0.42 Hz to 53.7 Hz Manual or timer-based (automatic) triggering Windowing options: rectangular, Hanning, flat top FFT record averaging, configurable up to 255 records Spectral defined alarm monitoring, 6 alarms Time domain capture with statistical metrics Extended record length: 4096 samples Mean, standard deviation, peak, crest factor, skewness, and Kurtosis Configurable alarm monitoring Real-time data streaming at 220 kSPS Burst mode communication with CRC-16 error checking Storage: 10 data records On demand self test with status flags Sleep mode with external and timer driven wakeup Digital temperature and power supply measurements SPI-compatible serial interface Identification registers: factory preprogrammed serial number, device ID, user programmable ID Single-supply operation: 3.0 V to 3.6 V Operating temperature range: −40°C to +105°C Automatic shutdown at 125°C (junction temperature) 23.7 mm × 27.0 mm × 12.4 mm aluminum package 36 mm flexible, 14-lead module with integrated flexible connector Mass: 13 g APPLICATIONS

Vibration analysis Condition-based monitoring (CbM) systems Machine health Instrumentation and diagnostics Safety shutoff sensing

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADcmXL1021-1 is a complete vibration sensing system that combines high performance vibration sensing (using a microelectromechanical systems (MEMS) accelerometer) with a variety of signal processing functions to simplify the development of smart sensor nodes in condition-based monitoring (CBM) systems. The typical ultralow noise density (26 μ g/ \sqrt{Hz}) in the MEMS accelerometers supports excellent resolution. The wide bandwidth (dc to 10 kHz within 3 dB flatness) enables tracking of key vibration signatures on many machine platforms.

The signal processing includes high speed data sampling (220 kSPS), 4096 time sample record lengths, filtering, windowing, fast Fourier transform (FFT), user configurable spectral or time statistic alarms, and error flags. The serial peripheral interface (SPI) provides access to a register structure that contains the vibration data and a wide range of user configurable functions.

The ADcmXL1021-1 is available in a 23.7 mm \times 27.0 mm \times 12.4 mm aluminum package with four mounting flanges to support installation with standard machine screws. This light weight package (13 g) provides consistent mechanical coupling to the core sensors over a broad frequency range. The electrical interface is through a 14-lead connector on a 36 mm flexible cable, which enables a wide range of location and orientation options for system mating connectors.

The ADcmXL1021-1 requires only a single, 3.3 V power supply and supports an operating temperature range of −40°C to +105°C.

Multifunction pin names may be referenced by their relevant function only.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADcmXL1021.pdf&product=ADcmXL1021&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2019 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

REVISION HISTORY

11/2019-Revision 0: Initial Version

SPECIFICATIONS

 $\rm T_A$ = 25°C and VDD = 3.3 V, unless otherwise noted.

Table 1.

125-00

¹ The maximum range depends on the frequency of the vibration.

2 Endurance is qualified as per JEDEC Standard 22, Method A117 and measured at −40°C, +25°C, +85°C, and +125°C.

³ Retention lifetime equivalent at junction temperature (T』) = 85°C as per JEDEC Standard 22, Method A117. Retention lifetime depends on T」.

TIMING SPECIFICATIONS

 $T_c = 25^{\circ}$ C and VDD = 3.3 V, unless otherwise noted.

Table 2.

¹ Guaranteed by design and characterization, but not tested in production.

 2 N/A means not applicable. When using real-time streaming (RTS), the stall period is not applicable.

Figure 2. SPI Timing and Sequence

Data Sheet **ADcmXL1021-1**

Figure 4. RTS Mode Timing Diagram, Assumes REC_CTRL, Bits[1:0] = 0b11 (Se[e Table 17\)](#page-17-0)

21125-004

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Pay careful attention to PCB thermal design.

 θ_{JA} is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 θ_{JC} is the junction to case thermal resistance.

The ADcmXL1021-1 is a multichip module that includes many active components. The values in [Table 4 i](#page-5-3)dentify the thermal response of the hottest component inside of the ADcmXL1021-1 with respect to the overall power dissipation of the module. This approach enables a simple method for predicting the temperature of the hottest junction based on either ambient or case temperature.

For example, when $T_A = 70^{\circ}$ C, under normal operation mode with a typical 23.2 mA current and 3.3 V supply voltage, the hottest junction temperature in the ADcmXL1021-1 is 75.0°C.

$$
T_J = \theta_{JA} \times VDD \times I_{DD} + 70^{\circ}\text{C}
$$

$$
T_J = 65.1^{\circ}\text{C/W} \times 3.3 \text{ V} \times 0.0232 \text{ A} + 70^{\circ}\text{C}
$$

$$
T_J\approx 75.0^{\rm o}\rm C
$$

where I_{DD} is the current consumption of the device.

Table 4. Thermal Resistance

¹ Thermal impedance simulated values come from a case with four machine screws at a size of M2.5 \times 0.4 mm (torque = 25 inch pounds). Secure the ADcmXL1021-1 to the PCB.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 6. Pin Configuration

Table 5. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Noise Density, Wideband, MTC, AVG_CNT = 0

Figure 8. Relative Response, RTS Mode at 25°C

Figure 9. Noise Density, Wideband, RTS Mode

Figure 10. Noise Density, Low Frequency, RTS Mode

Figure 11. Sensitivity Error vs. Ambient Temperature, Normalized at 25°C

Figure 12. Normalized Offset vs. Ambient Temperature, Normalized at 25°C

Data Sheet **ADcmXL1021-1**

35 30 25 FREQUENCY (%) **FREQUENCY (%) 20 15 10 5 0 MORE 22.6 22.7 22.8 22.9 23.0 23.3 23.4 23.5 22.5 23.2 23.1** 21125-210 **CURRENT (mA)**

Figure 13. Operating Mode Current Distribution at 3.0 V Supply

Figure 14. Operating Mode Current Distribution at 3.3 V Supply

35 30 25 FREQUENCY (%) **FREQUENCY (%) 20 15 10 5 0 0.18 MORE 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 0.20** 21125-213 **CURRENT (mA)**

Figure 16. Sleep Mode Current Distribution at 3.0 V Supply

Figure 17. Sleep Mode Current Distribution at 3.3 V Supply

Figure 18. Sleep Mode Current Distribution at 3.6 V Supply

Figure 19. Digital Filter Frequency Response of the 1 kHz Low-Pass Filter

Figure 20. Digital Filter Frequency Response of the 5 kHz Low-Pass Filter

Figure 21. Digital Filter Frequency Response of the 10 kHz Low-Pass Filter

Figure 22. Digital Filter Frequency Response of the 1 kHz High-Pass Filter

Figure 23. Digital Filter Frequency Response of the 5 kHz High-Pass Filter

Figure 24. Digital Filter Frequency Response of the 10 kHz High-Pass Filter

THEORY OF OPERATION

The ADcmXL1021-1 is a single axis, vibration monitoring subsystem that includes a wide bandwidth, low noise MEMS accelerometer, an analog-to-digital converter (ADC), high performance signal processing, data buffers, record storage, and a user interface that easily interfaces with most embedded processors. Se[e Figure 25](#page-10-3) for a basic signal chain. The subsystem is housed in an aluminum module that is mounted using four screws (accepts screw size M2.5) and is designed to be mechanically stable beyond 40 kHz. The combination of this mechanical mounting and oversampling ensures that aliasing artifacts are minimized.

Figure 25. Basic Signal Chain

The ADcmXL1021-1 has a high operating input range of ± 50 g and is suitable for vibration measurements in high bandwidth applications, such as vibration analysis systems that monitor and diagnose machine or system health. User configurable internal processing supports both time domain and frequency domain calculations.

The low noise and high frequency bandwidth enable the measurement of both repetitive vibration patterns and single shock events caused by small moving parts, such as internal bearings. The high g range provides the dynamic range used in high vibration environments, such as heating, ventilation, and air conditioning systems (HVAC), and heavy machine equipment. To achieve best performance, be aware of system noise, mounting, and signal conditioning for the particular application.

Proper mounting is required to ensure full mechanical transfer of vibration to accurately measure the desired vibration. A common technique for high frequency mechanical coupling is to use a combination of a threaded screw mount system and adhesive where possible. For lower frequencies (below the full capable bandwidth of the sensor), it is possible to use magnetic or adhesive mounting. Proper mounting techniques ensure accurate and repeatable results that are not influenced by measurement system mechanical resonances and/or damping at the desired frequencies and represents an efficient and proper mechanical transfer to the system being monitored.

CORE SENSORS

The ADcmXL1021-1 uses on[e ADXL1002](https://www.analog.com/ADXL1002?doc=ADcmXL1021-1.pdf) MEMS accelerometer, with the sensing axis aligned with the axis of interest. [Figure 26](#page-10-4) is a simple mechanical diagram that shows how MEMS accelerometers translate linear acceleration to representative output signals.

The moving component of the sensor is a polysilicon surfacemicromachined structure built on top of a silicon wafer. Polysilicon springs suspend the structure over the surface of the wafer and provide a resistance against acceleration forces.

Deflection of the structure is measured using differential capacitors that consist of independent fixed plates and plates attached to the moving mass. Acceleration deflects the structure and unbalances the differential capacitor, resulting in a sensor output with an amplitude proportional to acceleration. Phase sensitive demodulation determines the magnitude and polarity of the acceleration.

SIGNAL PROCESSSING

The signal chain of the ADcmXL1021-1 includes a wideband accelerometer, a low-pass analog filter with a 13.5 kHz cutoff frequency, an oversampling ADC (sampling at 220 kSPS), a microcontroller, and discrete components to provide a flexible vibration monitor subsystem that supports multiple processed output modes. There are four modes of operation. One mode of operation is the full rate RTS output. The three other modes include system level signal processing: manual FFT mode (MFFT), automatic FFT mode (AFFT), and manual time capture (MTC) mode

MTC mode supports 4096 consecutive time domain samples to which averaging, finite impulse response (FIR), and windowing signal processing can be enabled, along with the calculation of statistics, alarm configuring, and monitoring. In MTC mode, the raw time domain data is made available in register buffers for the user to access and externally process.

In both FFT modes, MFFT and AFFT modes support the process of calculating an FFT of the current time domain record.

A continuous RTS mode bypasses all device digital computations and alarm monitoring, outputting real-time data over the SPI in burst data output format (see [Figure 5\)](#page-4-0).

MODES OF OPERATION

The ADcmXL1021-1 supports four different modes of operation: RTS, MTC, MFFT, and AFFT. Users can select the mode of operation by writing the corresponding code to the REC_CTRL register, Bits[1:0] (se[e Table 47\)](#page-30-2).

In three of these modes (MFFT, AFFT, and MTC), the ADcmXL1021-1 captures, analyzes, and stores vibration data in discrete events, known as capture events, and generates a record. Each capture event concludes with storing the data as configured in REC_CTRL register in the user data buffers, which are accessible through the BUF_PNTR register (se[e Table 35\)](#page-28-2).

The two different FFT modes that produce vibration data in spectral terms are MFFT and AFFT. The difference between these two modes is the manner in which data capture and analysis starts. In MFFT mode, users trigger a capture event by an external digital signal or through a software command using the GLOB_ CMD register, Bit 11 (se[e Table 73\)](#page-35-4). In AFFT mode, an internal timer automatically triggers additional spectral record captures without the need for an external trigger. Up to four different sample rate profiles can be selected for the modes to cycle through. The REC_PRD register (see [Table 49\)](#page-31-1) contains the user configuration settings for the time that elapses between each capture event when operating in the AFFT mode.

MTC Mode

When operating in MTC mode, the ADcmXL1021-1 captures 4096 consecutive time domain samples. An offset null signal can be calculated and applied to the data using the command register option. Signal processing functions such as low-pass and high-pass FIR filtering and averaging can be applied. After digital processing is complete, the 4096 time domain sample data record of vibration data is stored into the user data buffers, using the signal flow diagram shown in [Figure 28.](#page-11-1)

Capturing is triggered by either a SPI write to the GLOB_CMD register or by an external trigger. The ADcmXL1021-1 toggles the output BUSY when the data record is stored and the alarms are checked.

The decimation filter reduces the effective rate of stored data capture in the time record by averaging the sequential samples together and filtering out of band signal and noise. This filter has eight decimation rate settings (1, 2, 4, 8, 16, 32, 64, and 128) and can support up to four different settings. These time data records are time continuous captures with the decimation filter acting on real-time data from the ADC to produce 4096 samples (producing the 4096 time domain samples requires 2^N samples to be processed internally, where N is the average count value, AVG_ CNT). When more than one user configured sample record setting is in use, the ADcmXL1021-1 applies a single filter for each data record and cycles through all desired options, one for each data capture. Time statistic alarms can be configured for three levels of reporting: normal, critical, and warning. A record mode option allows all enabled time domain statistics to be stored, depending on user preference, and is configured by setting the record mode in Register REC_CTRL, Bits[3:2] (Register 0x1A and $Register 0x1B = 0b10.$

Figure 27. Signal Processing Diagram for Manual Time Capture (MTC) Mode

Figure 28. MTC Signal Flow Diagram

MFFT Mode

MFFT mode can manually trigger a capture to create a single FFT record with 2048 bins and allows various configuration options. The ADcmXL1021-1 has configurable high-pass and low-pass filters, decimation filtering, FFT averaging, and spectral alarms. The ADcmXL1021-1 also has options to calculate velocity, apply windowing, and apply offset compensation. MFFT mode is configured by setting the record mode in Register REC_CTRL, Bits[1:0] (Register 0x1A and Register 0x1B) = 0b00.

Processing steps collect 4096 consecutive time domain samples and filters the data similar to the MTC case. Additional windowing and FFT averaging can be enabled and configured using the 4096 sample burst captures. The ADcmXL1021-1 provides three different mathematical filtering options to processes the time record data, prior to performing an FFT, the filter options are rectangular, Hanning, or flat top. See the REC_CTRL register i[n Table 47](#page-30-2) for more information on selecting the window option.

When a capture event is triggered by the user, the event follows the process flow diagram shown in [Figure 29.](#page-12-1) The FIR filter has 32 coefficients and processes at the full internal ADC sample rate of 220 kSPS. Users can select from one of six FIR filter bank options. Three of these filter banks have preset coefficients that provide low-pass responses to support half power bandwidths of 1 kHz, 5 kHz, and 10 kHz, respectively. The other three filter banks have preset coefficients that provide high-pass responses to support half power bandwidths of 1 kHz, 5 kHz, and 10 kHz filter. All six filter banks can be overwritten through user programming and stored to flash memory.

After the FIR filter is applied to the time domain data, if enabled, the data is decimated according to the AVG_CNT setting until a full 4096 time sample capture fills the data buffer. This decimation produces a time record that is converted to a spectral record and averaged, depending on the FFT_AVG1 or the FFT_AVG2 setting, as appropriate (see [Figure 41](#page-20-0) for the FFT capture datapath and appropriate registers).

AFFT Mode

AFFT mode is configured by setting the record mode in Register REC_CTRL, Bits[1:0] (Register 0x1A and Register 0x1B) = 0b01. AFFT mode supports the same functionality as MFFT mode, except AFFT mode automatically advances and independently controls new capture events. New capture events are triggered periodically and are configured in the register map using REC_PRD.

To save power for long off time durations, the device can be configured to sleep between auto captures using Bit 7 in the REC_CTRL register.

RTS Mode

RTS mode is configured by setting the record mode in Register REC_CTRL, Bits[1:0] (Register 0x1A and Register 0x1B) = 0b11.

When operating in RTS mode, the ADcmXL1021-1 samples the accelerometer at a rate of 220 kSPS and makes this data available through a burst pattern via the SPI.

DATA RECORDING OPTIONS

The ADcmXL1021-1 creates data records in FFT and MTC modes and supports three methods of data storage for each data record: immediate only, alarm triggered, and all mode. In MTC mode, the time domain statistics are stored and are not the time records.

When immediate only mode is selected, only the most recent capture data record is retained and accessible.

In alarm triggered mode, only data that triggered an alarm is stored. When an alarm event is triggered, the ADcmXL1021-1 stores the header registers and the FFT data to flash memory. Alarm triggered mode is helpful for continuous operation while minimally impacting the limited endurance of the flash memory.

In all mode, each data record is stored. The data stored includes FFT header information and FFT data. Up to 10 FFT records can be stored and retrieved.

The ADcmXL1021-1 samples, processes, and stores vibration data to the FFT or the MTC data. In MTC mode, the record contains 4096 samples. In MFFT mode and AFFT mode, each record contains the 2048 bin FFT results[. Table 6 d](#page-12-2)escribes the registers that provide access to processed sensor data.

Table 6. Output Data Registers

Reading Data from the Data Buffer

After completing a spectral record and updating each data buffer, the ADcmXL1021-1 loads the first data sample from each data buffer to the OUT_BUF registers (se[e Table](#page-14-0) 11) and sets the buffer index pointer in the BUF_PNTR register to 0x0000 (se[e Table 7\)](#page-13-0). The index pointer determines which data samples load to the OUT_BUF registers. For example, writing 0x009F to the BUF_PNTR register ($DIN = 0x8A9F$, $DIN = 0x8B00$) causes the 160th sample in each data buffer location to load to the OUT_BUF registers. The index pointer automatically increments with each OUT_BUF read command, which causes the next set of capture data to load to each capture buffer register. This automatic increment enables an efficient method for reading all 4096 time samples or 2048 FFT points in a record, using sequential read commands, without needing to manipulate the BUF_PNTR register.

Figure 30. Data Buffer Structure and Operation

Table 7. BUF_PNTR (Base Address = 0x0A), Read/Write

Bits	Description (Default = 0x0000)		
[15:12]	Not used		
[11:0]	Data bits; range = 0 to 2047 (FFT), 0 to 4095 (time)		

Accessing FFT Record Data

Up to 10 FFT records can be stored in flash memory. The REC_ PNTR register (see [Table 8\)](#page-13-1) and GLOB_CMD bit (Bit 13, see [Figure 31\)](#page-13-2) provide access to the FFT records.

The process when FFT averaging is enabled is as follows:

- 1. A capture is initiated.
- 2. Time domain samples are captured and filtered according to AVG_CNT setting until 4096 time samples fill the buffer.
- 3. The FFT is calculated from the time samples in the buffer and the record is stored.
- 4. After the number of FFT averages is reached, all FFT records in memory are averaged and stored.
- 5. Alarms are checked, flags are set, and the data record is stored as per configuration
- 6. In either manual or automatic mode, the next sample rate option is set.
- 7. The BUSY signal is set.

An FFT record is an FFT stored in flash, and an FFT capture is an FFT stored in RAM.

Figure 31. FFT Record Access

MTC Data Format

In MTC mode, the OUT_BUF register contains a single time domain sample. When reading OUT_BUF, BUF_PNTR automatically advances from 0 to 4095. The time domain data is 16-bit, twos complement acceleration data by default with a resolution of 1 LSB = 1.907 mg. If velocity data is selected by setting REC_CTRL, Bit $5 = 1$, velocity data is stored in the buffer registers instead. Velocity data has a resolution of 1 LSB = 18.62 mm/sec and is calculated by integrating the acceleration data.

[Table 11](#page-14-0) lists the bit assignments for the OUT_BUF register. The acceleration data format depends on the record type setting in the REC_CTRL register[. Table 41](#page-30-3) an[d Table](#page-30-3) 42 shows data formatting examples for the 16-bit, twos complement format used in manual time mode.

In MTC mode, time domain statistic can be calculated by enabling Bit 6 in the REC_CTRL register. The statistics value scales are calculated based on setting of accelerometer or velocity. The time domain statistics available are mean, standard deviation, peak, peak-to-peak, crest factor, Kurtosis, and skewness. The scale of all statistics are consistent with the data format selected (1 LSB = 1.907 mg or 18.62 mm/sec for acceleration or velocity, respectively), except crest factor, Kurtosis, and skew, which require fractional numbers.

Table 9. MTC Mode, 50 g Range, Data Format Examples

Acceleration (mg) (1.907 mg/LSB)	LSB	Hex.	Binary
$+62486.7$	$+32,767$	0x7FFF	0111 1111 1111 1111
$+12498.5$	$+6554$	0x199A	0001 1001 10011010
$+3.9$	$+2$	0x0002	0000 0000 0000 0010
$+1.9$	$+1$	0x0001	0000 0000 0000 0001
0	0	0x0000	0000 0000 0000 0000
-1.9	-1	0xFFFF	1111 1111 1111 1111
-3.8	-2	0xFFFF	1111 1111 1111 1110
-12498.5	-6554	0xE666	1110011001100110
-62488.6	$-32,768$	0x8000	1000 0000 0000 0000

Table 10. MTC Mode, 50 g Range, Data Format Examples, Configured for Optional Velocity Output Mode

FFT Data Format for AFFT and MFFT Modes

In both AFFT and MFFT modes, the OUT_BUF contains a calculated FFT bin magnitude. The values contained in buffer locations from 0 to 2047 represent the magnitude of frequency bins of size, depending on the AVG_CNT value as shown in [Table 18.](#page-19-2)

The magnitude (out) can be calculated from the value read by using the following equation:

$$
Out = \left(\frac{2^{\left(\frac{OUT_BUF}{2048}\right)}}{Number of FFT Averages}\right) \times 0.9535 mg
$$

[Table 12](#page-14-1) an[d Table 43](#page-30-4) show the data formatting examples for FFT mode conversions from the OUT_BUF value to acceleration.

When reading the OUT_BUF register, BUF_PNTR automatically advances from 0 to 2047. The FFT data is unsigned 16-bit data.

RTS Data Format

In RTS mode, continuous data is burst out of the SPI. Each data frame consists of 16 samples of accelerometer data plus eight words of zeros and a frame header, temperature reading, status bits, and a 16-bit cyclical redundancy check (CRC) code. Each data sample is 16-bit, twos complement acceleration data by default with a resolution of 1 LSB = 1.907 mg. It is important that the external host device is able to retrieve the burst data in a sufficient time allotment, which is approximately 135 µs per data frame. No internal corrections are applied to this data. Therefore, the data may deviate from the results of other capture modes. Data is unsigned and must be offset (subtract) by 0x8000 to obtain $\pm g$ (signed data).

When first entering RTS mode capture, the first eight samples are all 0s and the CRC for the first frame is invalid. It is recommended that the first data frame be ignored, and data for the second frame and all subsequent frames be used.

Table 13 shows several examples of how to translate RTS data values, assuming nominal sensitivity and zero bias error.

Table 13. RTS Mode Data Format Examples

USER INTERFACE

The user interface includes several important functions: a data communications port, a trigger input, a busy indicator, and two alarm indicator signals.

Data communication between an embedded processor (master) and the ADcmXL1021-1 takes place through the SPI, which includes the $\overline{\text{CS}}$, SCLK, DIN, and DOUT pins (se[e Table 5\)](#page-6-1).

The SYNC/RTS (se[e Table 5\)](#page-6-1) pin provides user triggering options in manual triggering modes. The alarm pins, ALM1 and ALM2, are configurable to alert the user of an event that exceeds a user defined threshold of a parameter.

The SYNC/RTS pin is used in RTS mode to support start and stop control over data capture and analysis operations. The BUSY pin (se[e Table 5\)](#page-6-1) provides an indication of internal operation when the ADcmXL1021-1 is executing a command. This signal helps the master processor avoid SPI communication when the ADcmXL1021-1 cannot support a response and can trigger an external data acquisition after data capture and analysis events are complete.

The ADcmXL1021-1 uses an SPI for communication, which enables simple connection with most embedded processor platforms, as shown i[n Figure 32.](#page-15-1)

The register structure uses a paged addressing scheme that contains seven pages, with each page containing 64 register locations. Each register is 16 bits wide, with each 2-byte word having its own unique address within the memory map of that page. The SPI port has access to one page at a time. Select the page to activate for SPI access by writing the corresponding code to the PAGE_ID register. Read the PAGE_ID register to determine which page is currently active[. Table 14](#page-15-2) displays the PAGE_ID contents for each page and the basic functions. The PAGE_ID register is located at Address 0x00 on each page.

Table 14. User Register Page Assignments

Page No.	PAGE ID	Function	
0	0x00	Configuration, data acquisition	
	0x01	FIR Filter Bank A	
2	0x02	FIR Filter Bank B	
3	0x03	FIR Filter Bank C	
4	0x04	FIR Filter Bank D	
5	0X05	FIR Filter Bank E	
6	0x06	FIR Filter Bank F	

The factory default configuration for the BUSY pin provides a busy indicator signal that transitions high when an event completes and data is available for user access and remains low during processing.

The ADcmXL1021-1 SPI supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown in [Figure 36.](#page-16-0) [Table 16](#page-15-3) shows a list of the most common settings that control the operation of SPI-compatible ports in most embedded processor platforms.

Embedded processors typically use control registers to configure serial ports for communicating with SPI slave devices, such as the ADcmXL1021-1. [Table 16](#page-15-3) lists settings that describe the SPI protocol of the ADcmXL1021-1. The initialization routine of the master processor typically establishes these settings using firmware commands to write them into the serial control registers.

Table 16. Generic Master Processor SPI Settings

[Table 19 l](#page-22-1)ists user registers with lower byte addresses. Each register consists of two bytes. Each byte has a unique 7-bit address. [Figure 33](#page-15-3) relates the bits of each register to the upper and lower addresses.

Register Structure

All communication with the ADcmXL1021-1 involves accessing the user registers. The register structure contains both output data and control registers. The output data registers include the latest sensor data, alarm information, error flags, and identification data. The control register contained in Page 0 includes configurable options, such as time domain averaging, FFT averaging, filtering, alarm parameters, diagnostics, and data collection mode settings. Each user accessible register has two bytes (upper and lower), and each byte has a unique address. See [Table 19](#page-22-1) for a detailed list of all user registers, along with the corresponding addresses.

All communication between the ADcmXL1021-1 and an external processor involves either reading or writing these 16-bit user registers.

SPI Write Commands

User control registers govern many internal operations. The DIN bit sequence i[n Figure 36](#page-16-0) provides a description to write to these registers. Each configuration register contains 16 bits (two bytes). Bits[7:0] contain the low byte, and Bits[15:8] contain the high byte of each register. Each byte has a unique address in the user register map (se[e Table 19\)](#page-22-1). Updating the contents of a register requires writing both bytes in the following sequence: low byte first, high byte second. There are three parts to coding a SPI command (se[e Figure 36\)](#page-16-0) that write a new byte of data to a register: the write bit ($R/W = 1$), the address of the byte [A6:A0], followed by the new data for that register address [DC7:DC0].

[Figure 34](#page-16-1) provides a coding example for writing 0x2345 to the FFT_AVG1 register, the 0x8623 command writes 0x23 to Address 0x06 (lower byte) and the 0x8745 command writes 0x45 to Address 0x07 (upper byte).

SPI Read Commands

A single register read requires two 16-bit SPI cycles that use the bit assignments shown in [Figure 36.](#page-16-0) The beginning sequence sets R/W = 0 and communicates the target address (Bits[A6:A0]). Bits[DC7:DC0] are don't care bits for a read DIN sequence. DOUT clocks out the requested register contents during the second sequence. The second sequence can also use DIN to set up the next read.

[Figure 35](#page-16-2) provides an example that includes two register reads in succession. This example starts with DIN = 0x0C00 to request the contents of the REC_PNTR register, and follows with 0x0E00, to request the contents of the OUT_BUF register. The sequence in [Figure 35](#page-16-2) also shows the full duplex mode of operation, which means that the ADcmXL1021-1 can receive requests on DIN while also transmitting data out on DOUT within the same 16-bit SPI cycle.

Figure 36. SPI Communication, Multibyte Sequence

Busy Signal

The factory default configuration provides the user with a busy signal (\overline{BUSY}) that pulses low when the output data registers are updating (see signal orientation of busy signal in [Figure 37\)](#page-17-1). In this configuration, connect **BUSY** to an interrupt service pin on the embedded processor, which triggers data collection, when this signal pulses high.

During the start-up and reset recovery processes, the BUSY signal can exhibit some transient behavior before data production begins. [Figure 37](#page-17-1) provides an example of the BUSY behavior during command processing. A low signal indicates SPI access is not available with the exception of the escape code that can terminate a capture. [Figure 38](#page-17-2) shows the \overline{BUSY} signal during start up.

RTS

The RTS function provides a method for reading data (time domain acceleration data, temperature, status, and CRC code) that does not require a stall time between each 16-bit segment and only requires one command on the DIN line to initiate. System processors can execute this mode by reading each segment of data in the response, while holding the \overline{CS} line in a low state until after reading the last 16-bit segment of data. If the $\overline{\text{CS}}$ line goes high before the completion of all data acquisition, the data from that read request is lost.

The RTS burst contains 44 16-bit words (8 zero words, a header, including an incrementing counter, 32 accelerometer data words, temperature, status, and CRC). The external SCLK rate must be between 8 MHz to 14 MHz to ensure that the complete burst is read out before current data in the register buffer is overwritten. The maximum SCLK for RTS burst outputs is 14 MHz \pm 1%. The minimum SCLK required to support the transfer is 8 MHz. The RTS burst response uses the sequencing diagrams shown in [Figure 4](#page-4-1) and [Figure 5 a](#page-4-0)nd the data format shown in [Table 17.](#page-17-0)

When first entering RTS mode capture, the first eight samples are all 0s, and the CRC for the first frame is invalid. It is recommended that the first frame be ignored, and that the data for the second frame and all subsequent frames be used.

BASIC OPERATION **DEVICE CONFIGURATION**

Each register contains 16 bits (two bytes). Bits[7:0] contain the low byte, and Bits[15:8] contain the high byte. Each byte has a unique address in the user register map (se[e Table 19\)](#page-22-1). Updating the contents of a register requires writing to the low byte first and the high byte second. There are three parts to coding a SPI command, which writes a new byte of data to a register: the write bit ($R/W = 1$), the 7-bit address code for the byte that this command is updating, and the 16 bits of new data for that location.

DUAL MEMORY STRUCTURE

The ADcmXL1021-1 uses a dual memory structure (se[e Figure 39\)](#page-18-5) with static random access memory (SRAM), supporting real-time operation and flash memory storing operational code and user configurable register settings. The manual flash update command (Bit 6 in the GLOB_CMD register) provides a single command method for storing user configuration settings to flash memory for automatic recall during the next power-on or reset recovery process. During power-on or reset recovery, the ADcmXL1021-1 performs a CRC on the SRAM and compares this result to a CRC computation from the same memory locations in flash memory. If this memory test fails, the ADcmXL1021-1 resets and boots up from the other flash memory location. The ADcmXL1021-1 provides an error flag for detecting when the backup flash memory supported the last power-on or reset recovery[. Table 19](#page-22-1) shows a memory map for the user registers in the ADcmXL1021- 1, which includes flash backup support (indicated by yes or no in the flash column).

Figure 39. SRAM and Flash Memory Diagram

21125-023

POWER-UP SEQUENCE

The ADcmXL1021-1 requires only a single 3.3 V supply voltage and supports communication with most 3 V compliant embedded processor platforms using an SPI protocol. Avoid applying voltage to the SYNC/RTS, CS, SCLK, and DIN input pins until the proper supply voltage is applied to the module.

The power ramp from 0 V to 3.0 V must be monotonic. The module performs internal initialization, tests flash memory, and performs a sensor self test after powering on. No SPI access is allowed during this time. The module signals a completed initialization by setting the \overline{BUSY} pin logic high.

TRIGGER

All modes, including RTS mode, require a trigger to start. AFFT mode and RTS mode also require a trigger to stop recording.

Start triggers arise either from using the SYNC/RTS digital input pin or by setting Bit 11 in the GLOB_CMD register (se[e Table](#page-35-4) 73). If using the SYNC/RTS pin as a trigger, the user must set Bit 12 in the MISC_CTRL register = 1 to enable this feature. While in RTS mode, during a valid capture period, normal SPI access is disabled until a valid stop is received.

The user can stop a capture in RTS mode in two ways: via a hardware pin or using software. The hardware pin method uses the RTS pin, which is enabled in Bit 12 of the MISC_CTRL register. The software method requires the user to set Bit 15 in the REC_CTRL register to 1, which enables timeout mode which must be configured prior to initiating a capture. In this case, RTS mode stops after 30 ms with no user supplied external readback clocks with CS low. To restart RTS mode, use the normal start trigger options described in this section.

To stop a capture in AFFT mode, the user must issue a stop command during a period when \overline{BUSY} is high (\overline{BUSY} is low when the device is configured for power saving mode and sleeps between captures) or by write an escape code to the device at any time. All other SPI writes are ignored. When the ADcmXL1021-1 is in between active collecting periods (as configured in the REC_PRD register), setting Bit 11 in the GLOB_CMD register (se[e Table 73\)](#page-35-4) to 1 ($DIN = 0xBF08$) interrupts the operation and the ADcmXL1021-1 returns to operating in the idle state. The REC_PRD counter starts at the beginning of the capture and must be set to a period greater than the longest capture time if multiple rate options (Sample Rate 0 to Sample Rate 3) are enabled.

When operating in MFFT or MTC mode, the ADcmXL1021-1 operates in an idle state until it receives a command to start collecting data. When the ADcmXL1021-1 is in this idle state, setting Bit 11 in the GLOB_CMD register (se[e Table](#page-35-4) 73) to 1 starts a data collection and processing event. An interruption of data collection and processing causes a loss of all data from the interrupted process. A positive pulse on the SYNC/RTS pin provides the same start function as raising Bit 11 in the GLOB_CMD register when operating in MFFT mode.

In cases with many averages, a capture event can last an extended period with access to the SPI port (for example, when a device stays in a busy state). In this case, an escape code is used to terminate the active capture. The escape code is 0x00E8 and is written to the GLOB_CMD register, using the two 16-bit sequence 0xBEE8, followed by 0xBF00 and repeat until BUSY returns to a high logic state. A valid escape is also indicated in Bit 4 of the DIAG_STAT register. After an escape is issued, any data collected during the last capture is no longer valid. To continue capturing data, refer to the normal start trigger options.

SAMPLE RATE

RTS mode has a fixed sample rate of 220 kSPS. The output is streamed out in a burst data packet over the SPI communications port. After the device is configured for RTS mode, conversion starts and stops are controlled by the SYNC/RTS pin or by stopping SPI activity for a period of time (see Bit 15 of the REC_CTRL register). RTS mode is unique in that, when configured, no additional processing is preformed and samples are output directly from the ADC without null, filter, or digital signal processing and alarms are not checked. A low-pass analog filter with a 13.5 kHz cutoff frequency is always in the datapath and, along with the high ADC sample rate, prevents aliasing.

For MTC mode, the sampling rate is always 220 kSPS and captures 4096 samples. The module can be configured to perform internal digital averaging.

For the null function (se[e Figure 28\)](#page-11-1), the user can write offset correction values into the ANULL register (see [Table 45\)](#page-30-5). The user can also initiate the autonull command via Bit 0 in the GLOB_CMD register (se[e Table 73\)](#page-35-4), which automatically estimates the offset error and writes correction values to the ANULL register. The autonull feature uses settings of SR3 to capture and calculate a correction value and requires time to complete.

The AVG_CNT register allows the selection of the number of averages used in each capture for up to four sample rate options. The REC_CTRL register selects which sample rate options are enabled. The number of averages determines the sample rate for each sample rate option by the following equation:

Sample Rate = 220 kHz/ $2^{AVG_CNT[3:0]}$

Table 18. FFT Bin Sizes, Frequency Limits (Hz)

In MFFT mode and AFFT mode, each FFT data record starts with a capture of 4096 time domain samples (after decimation, if enabled), as with MTC mode. The data is processed with the null function and FIR filter after the decimation filter, as with MTC mode. An FFT calculation is performed on the data. This data is stored in user accessible buffer, in place of the time domain values, and spectral alarms are checked.

An important note is that the execution of the retrieve record with many FFT averages and a low sample rate may take minutes to hours to complete. Because the device turns off SPI interrupts during a recording, the user cannot send a stop command. Instead, the device monitors the SPI receive buffer for the escape code, a SPI write of 0x00E8 to the GLOB_CMD register, during the data capture portion of the recording. Therefore, the user can escape from a recording by writing 0x00E8 to the GLOB_CMD register. It is recommended to write only 0x00E8 to the device, provide a small delay, and then monitor the busy indicator or poll the status register. Repeatedly send the 0x00E8 code and check the status register until the status register shows the escape flag and busy indicator/data ready flag.

DATAPATH PROCESSING

For RTS mode, there is no digital processing of data internal to the ADcmXL1021-1. Data is buffered internally to 32 sample packets that are burst output over the SPI interface.

For MTC mode, AFFT mode, and MFFT mode, the initial capture and processing procedure is the same and is as follows:

- 1. Capture 4096 consecutive time domain samples at 220 kSPS.
- 2. If AVG_CNT is enabled, apply the appropriate decimation filter. Continue to collect data until 4096 time sample buffer is filled.
- 3. Null data, if enabled.
- 4. Apply the FIR filter, if enabled.

If MTC mode is enabled, the remaining steps are required:

- 5. Calculate the statistic values enabled.
- 6. Check the statistics against alarm settings.
- 7. Write the statistic values to the data buffer.
- 8. Calculate time domain statistics.
- 9. Check time domain alarms and set the alarm bit if appropriate.
- 10. Record statistic data according to the storage option selected.
- 11. Perform signal completion by setting the \overline{BUSY} pin.

If AFFT or MFFT mode is enabled, the remaining steps occur after the initial capture and processing:

- 5. Calculate the FFT based on the AVG_CNT setting.
- 6. Record data according to the storage option selected.
- 7. Check frequency domain alarms, set the alarm bit if appropriate.
- 8. Signal completion by setting the BUSY pin.

Data Sheet **ADcmXL1021-1**

Figure 41. AFFT Mode and MFFT Mode Datapath Processing

After null corrections are applied, the data of the inertial sensor passes through an FIR filter (using the FILT_CTRL register), decimation filter (using the AVG_CNT register), and windowing filter (using the REC_CTRL register), all of which have user configurable attributes.

The FIR filter includes six banks of coefficients with 32 taps each. The FILT_CTRL register (see [Table 65\)](#page-33-4) provides the configuration options for the use of the FIR filters of each inertial sensor. Each FIR filter bank includes a preconfigured filter, but the user can design filters and write over these values using the register of each coefficient. Default filter configuration options are either low-pass or high-pass filters with cutoff frequencies of either 1 kHz, 5 kHz, or 10 kHz. Page 1 through Page 6 define the six sets of FIR filter coefficients. Each page is dedicated to a single filter. For example, Page 1 in the register map provides the details for the 1 kHz low-pass FIR filter. These filters represent typical cutoff frequencies for machine vibration monitoring applications.

FIR Filter

Six FIR filters are preprogrammed by default in memory and available for use. The coefficients for these filters are stored in Page 1 to Page 6 and provide selectable filter options for the 1 kHz, 5 kHz, or 10 kHz low-pass filter, and the 1 kHz, 5 kHz, or 10 kHz high-pass filter. Users can write and store custom filter setting by overwriting existing filter coefficients and saving these values to flash memory.

Decimation

Averaging options are available within the ADcmXL1021-1 and reduce the amount of data required to be transferred for a given bandwidth while also reducing random noise impact on the signal to noise ratio. Decimation is set using the AVG_CNT register and enabled in REC_CTRL register. The decimation filter can be used when the module is configured for MTC, MFFT, or AFFT operation but is not available in RTS mode. [Table 69](#page-34-2) shows selectable sample rates and resulting FFT bin width options.

MTC mode, AFFT mode, and MFFT mode can be configured to cycle automatically through up to four different AVG_CNT settings (enabled in the REC_CTRL register): SR0, SR1, SR2, and SR3.

When more than one sample rate option is enabled (REC_ CTRL register, Bit 8 through Bit 11, se[e Table 47\)](#page-30-2), the device cycles through each one.

Windowing

There are three windowing options that can be applied to the time domain recording before the FFT is computed. The typical window for vibration monitoring is the Hanning window. This window is provided as a default. A Hanning window is optimal because it offers good amplitude resolution of the peaks between frequency bins and minimal broadening of the peak. The rectangular and flat top windows are also available because they are common windowing options for vibration monitoring. The rectangular window is a window of magnitude 1 providing a flat time domain response. The flat top window is advantageous because it can provide very accurate amplitudes with the disadvantage of significant broadening of the peaks. This window is useful when the magnitude accuracy of the peak is important.

SPECTRAL ALARMS

When using MFFT mode or AFFT mode, six flexible alarms can be configured with settings. There are 48 possible alarm configurations considering there are six alarm bands $(x4)$ sample rate options \times 2 magnitude alarm levels).

The ALM_PNTR register cycles through up to six alarm band configurations per capture. A lower frequency register (ALM_ F_LOW) and an upper frequency register (ALM_F_HIGH) are set to define a bandwidth of interest. ALM_MAG1 and ALM_MAG2 define two levels of magnitude within the band set on which to base two triggers. These levels allow two warning levels for a trigger. Setting ALM_CTRL allows the setting of enabling and disabling individual axes, two warning levels, the number of events required to trigger an alarm, and the clearing options for the trigger alerts.

The alarm status is reported in the ALM_STAT register. These registers show which alarm caused the last alarm event. If the alarm is serviced immediately, REC_INFO1 and REC_INFO2 contain the last capture settings for additional information about the event. Based on the record mode (REC_CTRL, Bits[3:2]) setting, up to 10 FFT capture records can be stored in memory.

When an alarm is triggered, the values in the ALM_PEAK register represent the peak value. Only the values that triggered the alarm are stored when the measured value for the given conditions exceed the ALM_MAG1 and ALM_MAG2 threshold settings. The magnitude is in the resolution as configured by the FFT_AVG1 or FFT_AVG2 setting for the specific capture.

The alarm frequency bin of the peak deviation point is reported in ALM_FREQ. The result is in units of resolution (Hz), configured through the AVG_CNT setting for the specific capture.

MECHANICAL MOUNTING RECOMMENDATIONS

Mechanical mounting is critical to ensure the best transfer of vibration and avoiding resonances that may affect performance. The ADcmXL1021-1 module has four mounting holes integrated in the aluminum housing.

The mounting holes accept M2.5 screws to hold the module in place. Stainless steel screws torqued to about 25 inch-pounds are used for many of the characterization curves shown in the [Typical Performance Characteristics](#page-7-0) section.

In some cases, when permanent mounting is an option, industrial epoxies or adhesives, such as cyanoacrylate adhesive, in addition to the mounting screws can enhance mechanical coupling.

USER REGISTER MEMORY MAP

Table 19. User Register Memory Map[1](#page-26-0)

J.

Data Sheet **ADcmXL1021-1**

÷ J.

 $\overline{}$

Data Sheet **ADcmXL1021-1**

¹ N/A means not applicable.

² The PAGE_ID register can be written to change the target register location but does not change values on the defined page in the PAGE_ID register.

 3 The default value is valid until the first capture event, when the measurement data replaces the default value.

⁴ For these registers, values can be stored in flash but are not available for readback until ALM_PNTR is set.

 $^{\rm 5}$ Register values can be retrieved from records stored in flash using record retrieve commands.

USER REGISTER DETAILS **PAGE_ID, PAGE NUMBER**

The contents in the PAGE_ID register (se[e Table 20](#page-27-5) an[d Table](#page-27-6) 21) contain the current page setting. The ADcmXL1021-1 has output and control registers split over seven pages, numbered from zero to six. Page 1 to Page 6 are the configurable filter coefficients. Page 0 contains user registers for various configuration options and outputs.

As an example, write 0x8002 to select Page 2 for SPI-based user access. After the register map is pointed to Page 2, any register writes are used to configure the Filter Bank B coefficients. The ADcmXL1021-1 user register map (see [Table 19\)](#page-22-1) provides a functional summary of each page and the page assignments associated with each user accessible register.

Table 20. PAGE_ID Register Definition

¹ This register is located at Address 0x00 and Address 0x01 of each page.

Table 21. PAGE_ID Bit Descriptions

TEMP_OUT, INTERNAL TEMPERATURE

The TEMP_OUT register (se[e Table 22](#page-27-7) an[d Table 23\)](#page-27-8) provides a measurement (uncalibrated) of the temperature inside of the unit at the conclusion of a data capture or analysis event, when the ADcmXL1021-1 is operating in the MFFT, AFFT, or MTC mode of operation (se[e Table 47\)](#page-30-2)[. Table 24](#page-27-9) shows several examples of the data format for the TEMP_OUT register. The TEMP_OUT value is related to the sensed temperature by the following relationship:

TEMP_OUT = (Temperature − 460°C)/(−0.46°C/LSB)

¹ The default value is valid until the first capture event, when the measurement data replaces the default value.

Table 23. TEMP_OUT Bit Definitions

SUPPLY_OUT, POWER SUPPLY VOLTAGE

The SUPPLY_OUT register (se[e Table 25](#page-27-10) an[d Table](#page-27-11) 26) provides a measurement (uncalibrated) of the voltage between the VDD and GND pins at the start of a data capture event, when the ADcmXL1021-1 is operating in the MFFT, AFFT, or MTC mode of operation (se[e Table](#page-30-2) 47)[. Table](#page-27-12) 27 shows several examples of the data format for the SUPPLY_OUT register.

Table 25. SUPPLY_OUT Register Definition

¹ Default value is valid until the first capture event, when the measurement data replaces the default value

Table 26. SUPPLY_OUT Bit Descriptions

Table 27. Power Supply Data Format Examples

FFT_AVG1, SPECTRAL AVERAGING

The FFT_AVG1 register (see [Table 28](#page-27-13) and [Table 29\)](#page-28-3) contains the user-configurable, spectral averaging settings for the SR0 and SR1 sample rate settings (see the AVG_CNT register in [Table 68\)](#page-34-3). These settings determine the number of FFT records that the ADcmXL1021-1 averages when generating the final FFT result. When using the factory default value for the FFT_AVG1 register, the FFT result for the sample rate, SR0, contains an average of eight separate FFT records. The FFT result for the SR1 sample rate contains a single FFT record (no spectral averaging).

Increasing the number of FFT averages increases the overall time for a record to be generated. The FFT averaging sequence is as follows: 4096 samples are measured, FFT on 4096 samples, accumulate FFT result, repeat until the number of FFTs specified in FFT_AVG1 or FFT_AVG2 is reached. Then, compute the average FFT, average power supply, and average temperature. The power supply and temperature are measured after the 4096 samples are captured each time and accumulated.

Table 28. FFT_AVG1 Register Definition

Table 29. FFT_AVG1 Bit Descriptions

To eliminate averaging on both SR0 and SR1 settings, set FFT $AVG1 = 0x0101$ by using the following codes (in order) for the DIN serial string: 0x8601 and 0x8701[. Table 30](#page-28-4) shows three more examples of FFT_AVG1 settings, the number of records that each setting corresponds to that produces each FFT_AVG1 value.

Table 30. FFT_AVG1 Formatting Examples

FFT_AVG2, SPECTRAL AVERAGING

The FFT_AVG2 register (see [Table 31](#page-28-5) and [Table 32\)](#page-28-6) contains the user-configurable, spectral averaging settings for the SR2 and SR3 sample rate settings (see the AVG_CNT register in [Table 68\)](#page-34-3). These settings determine the number of FFT records that the ADcmXL1021-1 averages when generating the final FFT result. When using the factory default value for the FFT_AVG2 register, the FFT result for the SR2 and SR3 sample rates contains a single FFT record (no spectral averaging).

Table 31. FFT_AVG2 Register Definition

Table 32. FFT_AVG2 Bit Descriptions

To configure the ADcmXL1021-1 to average two FFT records for both SR2 and SR3 settings, set FFT_AVG2 = 0x0202 by using the following codes (in order) for the DIN serial string: 0x8802 and 0x8702[. Table 33](#page-28-7) shows three more examples of FFT_AVG2 settings, the number of records that each setting corresponds to, and the DIN code sequence that produces each FFT_AVG2 value.

Table 33. FFT_AVG2 Formatting Examples

BUF_PNTR, BUFFER POINTER

The BUF_PNTR (se[e Table 34](#page-28-8) and [Table 35\)](#page-28-2) controls the data sample that loads to the OUT_BUF register (se[e Table 39\)](#page-29-2) from the user data buffers. The BUF_PNTR register contains 0x0000 at the conclusion of each capture event and increments with each read of the OUT_BUF register. When BUF_PNTR contains the maximum value (2047 or 4095, se[e Table 35\)](#page-28-2), the next increment (caused by a read request OUT_BUF) causes the value in the BUF_PNTR register to wrap around to 0x0000. The depth of the user data buffer and, therefore, the range of numbers that BUF_PNTR supports, depends on the mode of operation, according to the setting in the REC_CTRL register, Bit 0 and Bit 1 (se[e Table 47\)](#page-30-2).

Table 34. BUF_PNTR Register Definition

Table 35. BUF_PNTR Bit Descriptions

Writing a number to the BUF_PNTR register causes that sample number for user data buffer to load to the OUT_BUF register. For example, using the following code sequence on DIN writes 0x031C to the BUF_PNTR register: 0x8A1C and 0x8B03. This write causes the sample pointer to output (796) from the user data buffer to load to OUT_BUF (se[e Figure 43\)](#page-28-9).

Figure 43. Register Activity, BUF_PNTR = 0x031C (MFFT Mode or AFFT Mode)

21125-034

REC_PNTR, RECORD POINTER

The REC_PNTR register (se[e Table 36](#page-29-3) an[d Table 37\)](#page-29-4) provides access to the statistical metrics from MTC capture events and spectral records from MFFT or AFFT capture events in the data storage bank. Each spectral analysis record in the data storage bank has a number from 0 to 9 that identifies the number to write to the REC_PNTR register, Bits[3:0]. This write loads that spectral record to the user data buffers. After the data from the spectral record is in the user data buffers, the BUF_PNTR register (se[e Table](#page-28-2) 35) and OUT_BUF register (se[e Table 39\)](#page-29-2) provide access to the data in the specified data record through the SPI. For example, using the following DIN codes to set REC_PNTR = 0x0007 causes Spectral Record 7 to load to the user data buffers. See [Table 38](#page-29-5) for additional examples.

Each statistical record in the data storage bank has a number from 0 through 31 that identifies the number to write to the REC_PNTR register, Bits[12:8]. This write loads that statistical record to the user statistical buffers. After the data from a statistical record is in the user statistical buffers, the STAT_PNTR register (see [Table 105\)](#page-37-5), statistic register (see [Table 107\)](#page-38-5) provide access to this data through the SPI. For example, using the following DIN codes to set REC $PNTR = 0x0B00$ causes Statistical Record 11 to load to the user statistical buffers: 0x8C00 and 0x8D0B. Se[e Table 38](#page-29-5) for additional examples.

Table 36. REC_PNTR Register Definition

Table 37. REC_PNTR Bit Descriptions

Table 38. REC_PNTR Example Use Cases

OUT_BUF, BUFFER ACCESS REGISTER

The OUT_BUF register (see [Table 39](#page-29-2) and [Table 40\)](#page-29-6) provides access to vibration data. When operating in MTC, MFFT, or AFFT mode, OUT_BUF contains the accelerometer data sample from the user data buffer, which the BUF_PNTR register (see [Table 35\)](#page-28-2) commands. In RTS mode, data is streamed out from the SPI interface, and data buffers of the registers are not used.

In modes other than RTS when data is stored, after a read of the upper byte and lower byte, the buffer automatically updates with the next data sample in the internal buffer, the BUF_ PNTR is auto-incremented. For MTC mode, the buffer can support 4096 time domain samples, and BUF_PNTR can advance from 0 to 4095. For AFFT and MFFT mode, the buffer supports 2048 FFT bin values, and BUF_PNTR can advance from 0 to 2047.

Table 39. OUT_BUF Register Definition

¹ The default value changes to 0x8000 when entering the first capture event and is only valid until completion of the first capture event or commencement of RTS mode.

Table 40. OUT_BUF Bit Descriptions

The numerical format of the data in OUT_BUF depends on the mode of operation (see the REC_CTRL register, Bits[1:0] in [Table](#page-30-2) 47). When operating in MTC mode (REC_CTRL, Bits[1:0] = 10), the data in the OUT_BUF register uses a 16-bit, offset binary format, where 1 LSB represents ~0.001907 g. This format provides enough numerical range to support the measurement range $(\pm 50 \text{ g})$ and the maximum bias/offset from the core sensor[. Table 41](#page-30-3) shows several examples of how to translate these codes to the acceleration magnitude that the examples represent for MTC mode, assuming nominal sensitivity and zero bias error.

MTC mode data in the OUT_BUF register uses a 16-bit, twos complement format, where 1 LSB represents ~0.001907 g. This format provides enough numerical range to support the measurement range $(\pm 50 g)$ and the maximum bias and offset from the core sensor. [Table 41](#page-30-3) shows several examples of how to translate these codes into the acceleration magnitude that the codes represent, assuming nominal sensitivity and zero bias error.

If velocity calculations are enabled using Bit 5 in the REC_CTRL register, calculated velocity data is stored in place of default acceleration value. Data format examples are shown in [Table](#page-30-3) 42.

Acceleration (q)	LSB	Hexadecimal	Binary
$+62.4867$	$+32,767$	0x7FFF	0111 1111 1111 1111
$+50$	$+26,219$	0x666B	0110011001101011
$+0.003814$	$+2$	0x0002	0000 0000 0000 0010
$+0.001907$	$+1$	0x0001	0000 0000 0000 0001
0	Ω	0x0000	0000 0000 0000 0000
-0.001907	-1	0xFFFF	1111 1111 1111 1111
-0.003814	-2	0xFFFE	1111 1111 1111 1110
-50	$-26,220$	0x9995	1001 1001 1001 0101
-62.4886	$-32,768$	0x8000	1000 0000 0000 0000

Table 42. MTC Mode Data Format Examples, Velocity Calculations Enabled

When operating in the FFT modes, either MFFT mode (REC_ CTRL1, Bits $[1:0] = 00$) or AFFT mode (REC_CTRL, Bits $[1:0] =$ 01), the OUT_BUF register uses a 16-bit, unsigned binary format. Due to the increased resolution capability of FFT values because of averaging, converting the OUT_BUF value to acceleration is accomplished by using the following equation:

Output (mg) =
$$
\left(\frac{2^{\left(\frac{OUT_BUF}{2048}\right)}}{Number of FFT Averages}\right) \times 0.9535 mg
$$

[Table 43](#page-30-4) shows the conversion from OUT_BUF value to acceleration.

ANULL, BIAS CALIBRATION REGISTER

The ANULL register (se[e Table 44](#page-30-6) and [Table 45\)](#page-30-5) contains the bias correction value for the accelerometer, which the auto-null command (see the GLOB_CMD register, Bit 0, in [Table 73\)](#page-35-4) generates. The ANULL register also supports write access, which enables users to write their own correction factors to the output signal chain. The numerical format examples from Table 41 also apply to the ANULL register. For example, writing the following $codes to DIN sets ANULL = 0xFDDE, which adjusts the offset$ of the output signal chain by −546 LSB (~1.042 $g = 1 g \div 524$ LSBs × 546 LSBs): 0x98DE and 0x99FD.

Table 44. ANULL Register Definition

Table 45. ANULL Bit Descriptions

REC_CTRL, RECORDING CONTROL

The REC_CTRL register (se[e Table 46](#page-30-7) an[d Table 47\)](#page-30-2) contains the configuration bits for a number of operational settings in the ADcmXL1021-1: mode of operation, record storage, power management, sample rates, and windowing.

Table 46. REC_CTRL Register Definitions

Table 47. REC_CTRL Bit Descriptions

Real-Time Burst Mode Timeout Enabled

Bit 15 in the REC_CTRL register (se[e Table 47\)](#page-30-2) contains the settings that independently disable RTS mode if the available data is not read. By default, RTS mode is enabled and disabled via the digital pin, RTS. If this bit is enabled, RTS mode is halted after failure to receive SCLK on five consecutive data ready active periods.

Windowing

Bits[13:12] in the REC_CTRL register (see [Table 47\)](#page-30-2) contain the settings for the window function that the ADcmXL1021-1 uses on the time domain data, prior to performing the FFT. The factory default setting for these bits (01) selects the Hanning window function. The other window options available are rectangular (setting 0b00), or flat top (setting 0b10).

Spectral Record Selection

Bits[11:8] in the REC_CTRL register (se[e Table 47\)](#page-30-2) contain on and off settings for the four different sample rate options that are set using the AVG_CNT register.

The sample rate selector bits (SR0, SR1, SR2, and SR3) are used when operating in MFFT, AFFT, or MTC mode. When only one of these bits is set to 1, every data capture event uses that sample rate setting. When two of the bits are set to 1, the ADcmXL1021-1 uses one of the sample rates for one data capture event, and then switches to the other for the next capture event. When all four bits are set to 1, the ADcmXL1021-1 uses the sample rates in the following order when switching to a new sample rate for each new capture events: SR0, SR1, SR2, SR3, SR0, SR1, and so on.

Automatic Power-Down

Bit 7 in the REC_CTRL register (see [Table 47\)](#page-30-2) contains the setting for the automated power-down function when the ADcmXL1021-1 is operating in MFFT, AFFT, or MTC mode. When this bit is set to 1, the ADcmXL1021-1 automatically powers down after completing data collection and processing. When this bit is set to 0, the ADcmXL1021-1 does not power down after completing data collection and processing functions. After the device is in sleep mode, a CS toggle is required to wake up before the next measurement can be used. If the device is powered down between records in AFFT mode, wake up occurs automatically before the next capture.

Calculate MTC Statistics

Bit 6 in the REC_CTRL register (see [Table 47\)](#page-30-2) contains the setting to enable statistic calculation on MTC records

Calculate Velocity

Bit 5 in the REC_CTRL register (see [Table 47\)](#page-30-2) contains the setting to convert accelerometer data values to velocity values. When this bit is set to 0, the user data buffers contain linear acceleration data. When this bit is set to 1, the user data buffers contain linear velocity data, which comes from integrating the acceleration data with respect to time.

Record Storage

Bits[3:2] in the REC_CTRL register (se[e Table 47\)](#page-30-2) contain the settings that determine when the ADcmXL1021-1 stores the result of an FFT capture event to a record location. The MISC_ CTRL register is used for storing time domain statistics.

Recording Mode

Bits[1:0] in the REC_CTRL register (se[e Table 47\)](#page-30-2) establish the mode of operation. When operating in MTC mode, the ADcmXL1021-1 uses the signal processing diagram and useraccessible registers shown in [Figure 27.](#page-11-2) When operating in AFFT and MFFT mode, the ADcmXL1021-1 uses the signal processing diagram and user-accessible registers shown in [Figure 29.](#page-12-1)

REC_PRD, RECORD PERIOD

The REC_PRD register (se[e Table 48](#page-31-2) an[d Table 49\)](#page-31-1) contains the settings for the timer function that the ADcmXL1021-1 uses when operating in AFFT mode.

Table 48. REC_PRD Register Definition

Table 49. REC_PRD Bit Descriptions

Setting REC_PRD to 0x0005 establishes a 5 sec setting for the time that elapses between the completion of one capture event and the beginning of the next capture event. Table 50 shows several more examples of configuration codes for the REC_PRD register.

Table 50. REC_PRD Example Use Cases

ALM_F_LOW, ALARM FREQUENCY BAND

Up to six individual spectral alarm bands can be specified with two magnitude alarm levels. The ALM_PNTR register setting identifies which alarm is currently addressed and being configured. Spectral alarms apply when the ADcmXL1021-1 is operating in MFFT or AFFT mode and when the ALM_F_LOW register (see [Table 51](#page-32-4) and [Table 52\)](#page-32-5) contains the number of the lowest FFT bin, which is included in the spectral alarm setting that the ALM_ PNTR register (see [Table](#page-33-5) 60) contains.

The value of ALM_F_LOW applies to the FFT spectral record. The exact frequency depends on AVG_CNT register because this register setting reduces the full FFT bandwidth.

Table 51. ALM_F_LOW Register Definition

Table 52. ALM_F_LOW Bit Descriptions

For example, when setting ALR_F_LOW = 0x0064, the lower frequency of the alarm band starts at Bin 100. For example, if AVG_CNT = 8, the lower frequency is set to 600 Hz (600 Hz = (100 LSB × 220 kHz/8)/4096).

If AVG_CNT = 2, the lower frequency is 2400 Hz if ALM_F_LOW $= 0x0064.$

ALM_F_HIGH, ALARM FREQUENCY BAND

When the ADcmXL1021-1 is operating in MFFT or AFFT mode, the ALM_F_HIGH register (se[e Table 53](#page-32-6) and [Table](#page-32-7) 54) contains the number of the highest FFT bin included in the spectral alarm setting. The ALM_PNTR register (se[e Table](#page-33-5) 60) contains the information regarding which of the six alarms is being set.

Table 54. ALM_F_HIGH Bit Descriptions

The value of ALM_F_LOW applies to the FFT spectral record. The exact frequency depends on the AVG_CNT register because this setting reduces the full FFT bandwidth.

For example, when setting ALM_F_LOW = 0x0064, the lower frequency of the alarm band starts at Bin 200. For example, if $AVG_CNT = 8$, the lower frequency is set to 1200 Hz (1200 Hz = $(200$ LSB \times 220 kHz/8)/4096).

If AVG_CNT = 2, the lower frequency is 4800 Hz if ALM_F_LOW $= 0x0064.$

ALM_MAG1, ALARM LEVEL 1

The ALM_MAG1 register sets a magnitude limit for the output in which to trigger an alarm warning. A second, higher trigger magnitude can be set in the ALM_MAG2 register and can distinguish between a warning condition vs. a more critical condition. When the ADcmXL1021-1 is operating in MFFT or AFFT mode, the ALM_MAG1 register (se[e Table 55](#page-32-8) and [Table](#page-32-9) 56) contains the magnitude of the vibration, which triggers Alarm 1 for the spectral alarm setting contained in the ALM_ PNTR register (se[e Table](#page-33-5) 60). In this mode, the FFT band that is compared to the trigger magnitude limit is between ALM_L_ LOW and ALM_F_HIGH.

When in MTC mode, this limit applies to the statistics of the time domain capture.

ALM_MAG1 can be used as a warning indicator and ALM_ MAG2 as a critical alarm indicator. Set ALM_MAG2 to a greater or equal value as ALM_MAG1.

Table 55. ALM_MAG1 Register Definition

Table 56. ALM_MAG1 Bit Descriptions

The data format in the ALM_MAG1 register is the same as the data format in the OUT_BUF register. Se[e Table 43](#page-30-4) for several examples of this data format.

ALM_MAG2, ALARM LEVEL 2

When the ADcmXL1021-1 is operating in MFFT or AFFT mode, the ALM_MAG2 register (see [Table 57](#page-32-10) and [Table 58\)](#page-32-11) contains the magnitude of the vibration, which triggers Alarm 2 for the spectral alarm setting that the ALM_PNTR register (see [Table](#page-33-5) 60) contains. When in MTC mode, this limit applies to the statistics of the time domain capture.

Table 57. ALM_MAG2 Register Definition

Table 58. ALM_MAG2 Bit Descriptions

The data format in the ALM_MAG2 register is the same as the data format in the OUT_BUF register. Se[e Table 43](#page-30-4) for several examples of this data format.

The Alarm 2 magnitudes must be greater than or equal to Alarm 1.

ALM_PNTR, ALARM POINTER

When the ADcmXL1021-1 is operating in MFFT or AFFT mode, the ALM_PNTR register (se[e Table 59](#page-33-6) an[d Table](#page-33-5) 60) contains an alarm pointer that identifies a specific spectral alarm by sample rate (Bits[9:8]) and spectral band number (Bits[2:0]). Up to six alarms can be configured per sample rate setting.

Table 59. ALM_PNTR Register Definition

Table 60. ALM_PNTR Bit Descriptions

Setting ALM_PNTR = 0x0203 provides access to the settings for the spectral alarm, which is associated with Sample Rate SR2 and Spectral Band 3. The current attributes from this spectral alarm load to the ALM_F_LOW, ALM_F_HIGH, ALM_MAG1 and ALM_MAG2 registers. Writing to these registers changes each setting for the spectral alarm, which is associated with Sample Rate SR2 and Spectral Band 3 as well.

ALM_S_MAG ALARM LEVEL

The ALM_S_MAG register (se[e Table 61](#page-33-7) an[d Table 62\)](#page-33-8) contains the magnitude of the system alarm, which can monitor the temperature or power supply level according to Bits[5:4] in the ALM_CTRL register (see [Table 64\)](#page-33-9).

Table 61. ALM_S_MAG Register Definition

Table 62. ALM_S_MAG Bit Descriptions

When Bit 4 in the ALM_CTRL register is equal to 0, the ALM S_MAG register uses the same data format as the SUPPLY_ OUT register (se[e Table 26](#page-27-11) an[d Table 27\)](#page-27-12). When Bit 4 in the ALM_CTRL register is equal to 1, the ALM_S_MAG register uses the same data format as the TEMP_OUT register (see [Table 23](#page-27-8) and [Table 24\)](#page-27-9).

ALM_CTRL, ALARM CONROL

The ALM_CTRL register (see [Table 63](#page-33-10) and [Table 64\)](#page-33-9) contains a number of configuration settings for the alarm function.

Table 63. ALM_CTRL Register Definition

Table 64. ALM_CTRL Bit Descriptions

FILT_CTRL, FILTER CONTROL

The FILT_CTRL register (se[e Table 65](#page-33-4) an[d Table 66\)](#page-34-4) provides configuration settings for the 32-tap, FIR filters. When the FILT_ CTRL pin contains the factory default value, the ADcmXL1021-1 does not use any of the FIR filters on the output. For example, set $DIN = 0xB871$, then set $DIN = 0xB901$ to write $0x0171$ to the FILT_CTRL register. This code (0x0171) selects Filter Bank 5 for the accelerometer output.

Table 65. FILT_CTRL Register Definition

Table 66. FILT_CTRL Bit Descriptions

AVG_CNT, DECIMATION CONTROL

The AVG_CNT register (se[e Table 67](#page-34-5) an[d Table 68\)](#page-34-3) provides four different sample rate settings (SR0, SR1, SR2, and SR3) that users can enable using Bits[11:8] in the REC_CTRL register (see [Table 47\)](#page-30-2). These sample rate settings only apply to MFFT, AFFT, and MTC mode.

Table 67. AVG_CNT Register Definition

Table 68. AVG_CNT Bit Descriptions

Each nibble in the AVG_CNT register offers a setting for each sample rate setting: SR0, SR1, SR2, and SR3. The following formula demonstrates one of the sample rates (SR1) derived from the factory default value (0x7421) in the AVG_CNT register:

 $SR1 = 220,000 \div 2^2 = 55,000$ SPS

To change one of the sample rate values, write the control value to the specific nibble in the AVG_CNT register. For example, set DIN = 0xBB35 to set the upper byte of the AVG_CNT register to 0x35, which causes the SR2 sample rate to be 27,500 SPS and the SR3 sample rate to be 6,875 SPS.

In MFFT and AFFT mode, the sample rate settings in the AVG_CNT register influence the bin widths of each FFT result, which has an impact on the noise in each bin[. Table 69](#page-34-2) lists the SR0 sample rate settings (see the AVG_CNT register, Bits[3:0]), along

with the bin widths and noise predictions that come with those settings. The information i[n Table 69](#page-34-2) also applies to the SR1 (AVG_CNT register, Bits[7:4]), SR2 (AVG_CNT register, Bits[11:8]), and SR3 (AVG_CNT register, Bits[15:12]) settings as well.

Table 69. SR0 Sample Rate Settings and Bin Widths

DIAG_STAT, STATUS, AND ERROR FLAGS

The DIAG_STAT (se[e Table 70](#page-34-6) an[d Table 71\)](#page-34-7) register contains a number of status flags.

Table 70. DIAG_STAT Register Definition

Table 71. DIAG_STAT Bit Descriptions

GLOB_CMD, GLOBAL COMMANDS

The GLOB_CMD (se[e Table 72](#page-35-5) an[d Table 73\)](#page-35-4) register contains a number of global commands. To start any of these processes, set the corresponding bit to 1. For example, set Bit 0 to logic high to execute the autonull function and the bit self clears.

Table 72. GLOB_CMD Register Definition

Table 73. GLOB_CMD Bit Descriptions

ALM_STAT, ALARM STATUS

The ALM_STAT (se[e Table 74](#page-35-6) an[d Table 75\)](#page-35-7) register contains status flags for alarm.

Table 74. ALM_STAT Register Definition

ALM_PEAK, ALARM PEAK LEVEL

The ALM_PEAK (se[e Table 76](#page-35-8) an[d Table 77\)](#page-35-9) register contains the magnitude of the FFT bin, which contains the peak alarm value.

Table 76. ALM_PEAK Register Definition

TIME_STAMP_L AND TIME_STAMP_H, DATA RECORD TIMESTAMP

The TIME_STAMP_L (se[e Table 78](#page-35-10) an[d Table 79\)](#page-35-11) and TIME_STAMP_H (se[e Table 80](#page-35-12) an[d Table 81\)](#page-35-13) registers contain a relative timestamp for the most recent data capture event.

Table 78. TIME_STAMP_L Register Definition

Table 79. TIME_STAMP_L Bit Descriptions

Table 80. TIME_STAMP_H Register Definition

Table 81. TIME_STAMP_H Bit Descriptions

DAY_REV, DAY AND REVISION

The DAY_REV (see Table 82 and Table 83) contains part of the factory programming date (day) and the revision of the firmware.

Table 82. DAY_REV Register Definition

Table 83. DAY_REV Bit Descriptions

YEAR_MON, YEAR AND MONTH

The YEAR_MON (see [Table 84](#page-36-7) an[d Table 85\)](#page-36-8) contains the factory programming date (month and year).

Table 84. YEAR_MON Register Definition

Table 85. YEAR_MON Bit Descriptions

PROD_ID, PRODUCT IDENTIFICATION

The PROD_ID (se[e Table 86](#page-36-9) an[d Table 87\)](#page-36-10) register contains the numerical portion of the model number.

Table 86. PROD_ID Register Definition

Table 87. PROD_ID Bit Descriptions

SERIAL_NUM, SERIAL NUMBER

The SERIAL_NUM (se[e Table 88](#page-36-11) an[d Table 89\)](#page-36-12) contains the serial number of the unit, within a particular manufacturing lot.

Table 88. SERIAL_NUM Register Definition

USER_SCRATCH

The USER_SCRATCH register allows end users to store a device number to identify the sensor. The register is readable and writable. Last written value is nonvolatile allowing for data recovery upon reset.

Table 90. USER_SCRATCH Register Definition

Table 91. USER_SCRATCH Bit Descriptions

REC_FLASH_CNT, RECORD FLASH ENDURANCE

The REC_FLASH_CNT (se[e Table 92](#page-36-13) an[d Table 93\)](#page-36-14) provides a tool for tracking the endurance of the flash memory bank, which support the 10 record storage locations. The value in the REC_ FLASH_CNT register increments after clearing the user record (GLOB_CMD) and each time the record storage fills up (tenth location contains event data)

Table 92. REC_FLASH_CNT Register Definition

MISC_CTRL, MISCELLANEOUS CONTROL

The MISC_CTRL register (see [Table 94](#page-36-15) and [Table 95\)](#page-36-16) enables the saving of MTC mode statistic values to memory, enable sensor self test, and enable SYNC pin to external control.

Table 94. MISC_CTRL Register Definition

Table 95. MISC_CTRL Bit Descriptions

REC_INFO1, RECORD INFORMATION

The REC_INFO1 register (see Table 96 and Table 97) contains the sample rate (SRx), window function, and FFT average settings associated with the spectral record in the user data buffer. The contents of this register are only relevant for results that come from MFFT and AFFT mode (see the REC_CTRL register i[n Table 47\)](#page-30-2).

Table 96. REC_INFO1 Register Definition

Table 97. REC_INFO1 Bit Descriptions

REC_INFO2, RECORD INFORMATION,

The REC_INFO2 (see [Table 98](#page-37-6) an[d Table 99\)](#page-37-7) register contains the contents of the AVG_CNT register, which relate to the sample rate (SRx) in use for the spectral record in the user data buffer. The contents of this register are only relevant for results that come from MFFT and AFFT mode (see the REC_CTRL register i[n Table 47\)](#page-30-2).

Table 98. REC_INFO2 Register Definition

Table 99. REC_INFO2 Bit Descriptions

REC_CNTR, RECORD COUNTER

The REC_CNTR (se[e Table 100](#page-37-8) an[d Table](#page-37-9) 101) register contains the record counter, which contains the number of records currently in use.

Table 100. REC_CNTR Register Definition

Table 101. REC_CNTR Bit Descriptions

ALM_FREQ, SEVERE ALARM FREQUENCY

The ALM_FREQ register (se[e Table 102](#page-37-10) an[d Table 103\)](#page-37-11) contains the frequency bin that is associated with the value in the ALM_ PEAK (se[e Table 77\)](#page-35-9) register.

Table 102. ALM_FREQ Register Definition

Table 103. ALM_FREQ Bit Descriptions

STAT_PNTR, STATISTIC RESULT POINTER

The STAT_PNTR register (se[e Table 104](#page-37-12) an[d Table](#page-37-5) 105) controls which statistic loads to the statistic register (se[e Table 107\)](#page-38-5). For example, set DIN = 0xF202 to write 0x02 to the lower byte of the STAT_PNTR, which causes the Kurtosis results to load to the statistic register.

Table 104. STAT_PNTR Register Definition

Table 105. STAT_PNTR Bit Descriptions

Data Sheet **ADcmXL1021-1**

STATISTIC, STATISTIC RESULT

The statistic register (se[e Table 106](#page-38-6) an[d Table 107\)](#page-38-5) contains the statistical metric that represents the settings in the STAT_ PNTR register (se[e Table](#page-37-5) 105). The data format for this register depends on the metric that it contains. When the lower byte of the STAT_PNTR register is equal to 0x00, 0x04, 0x05, or 0x06, the data format is the same as the OUT_BUF register (MTC mode). See [Table 40](#page-29-6) an[d Table 41](#page-29-7) for a definition and some examples of this data format. When the lower byte of the STAT_PNTR register is equal to 0x01, 0x02, or 0x03, the statistic register uses the binary coded decimal (BCD) format shown in [Table 107.](#page-38-5) [Table](#page-38-7) 108 provides some numerical examples of this format.

Table 106. Statistic Register Definition

Table 107. Statistic Bit Descriptions for Crest Factor, Kurtosis and Skewness results

Table 108. Statistic Data Format Examples for Crest Factor, Kurtosis and Skewness results

FUND_FREQ, FUNDAMENTAL FREQUENCY

The FUND_FREQ register (se[e Table 109](#page-38-8) an[d Table 110\)](#page-38-9) provides a simple way to configure the spectral alarms to monitor the fundamental vibration frequency on a platform, along with the subsequent harmonic frequencies[. Table 111](#page-38-10) provides the start and stop frequency settings for each alarm band, which automatically loads after writing to the upper byte of the FUND_FREQ register, the units are Hz. Default is disabled.

Table 110. FUND_FREQ Bit Descriptions

Table 111. Statistic Data Format Examples

FLASH_CNT_L, FLASH MEMORY ENDURANCE

FLASH_CNT_L (se[e Table 112](#page-38-11) an[d Table 113\)](#page-38-12) contains the lower 16 bits of a 32-bit counter. This counter tracks the total number of update cycles that the flash memory bank experiences.

Table 112. FLASH_CNT_L Register Definition

Table 113. FLASH_CNT_L Bit Descriptions

FLASH_CNT_U, FLASH MEMORY ENDURANCE

The FLASH_CNT_U register (se[e Table 114](#page-38-13) an[d Table 115\)](#page-38-14) contains the upper 16 bits of a 32-bit counter. This counter tracks the total number of update cycles that the flash memory bank experiences.

Table 114. FLASH_CNT_U Register Definition

Table 115. FLASH_CNT_U Bit Descriptions

FIR FILTER REGISTERS

The ADcmXL1021-1 signal chain includes a 32-tap, FIR filter. Register Page 1 through Register Page 6 provide user configuration access to the coefficients for six different FIR filter banks. The FILT_CTRL (see [Table 66\)](#page-34-4) register controls the enabling of the FIR filters and allows the selection of the FIR filter banks. Each FIR filter bank features factory default filter designs, and each filter bank provides write access to support application specific filter designs. To access one of the FIR filter banks, write the corresponding page number to the PAGE_ID register. For example, set $DIN = 0x8003$ to set $PAGE_ID = 0x0003$, which provides access to FIR Filer Bank C. Se[e Table 19](#page-22-1) for a complete listing of the FIR coefficient addresses and pages.

By default, the following filters are preconfigured in the respective filter bank registers:

- Filter Band A is a 32 tap, low-pass filter at 1 kHz.
- Filter Band B is a 32 tap, low-pass filter at 5 kHz.
- Filter Band C is a 32 tap, low-pass filter at 10 kHz.
- Filter Band D is a 32 tap, high-pass filter at 1 kHz.
- Filter Band E is a 32 tap, high-pass filter at 5 kHz.
- Filter Band F is a 32 tap, high-pass filter at 10 kHz.

FIR Filter Design Guidelines

User defined, 32 tap digital filtering can be programmed and stored. This filter uses 16-bit coefficients. Register Page 1 through Register Page 6 contain filter bank coefficients for Filter A to Filter F, respectively. Each of the 32 coefficients has a 16-bit register. User filters (as well as other register settings) can be stored internally in the ADcmXL1021-1.

The numerical format for each coefficient is a 16-bit, twos complement signed value. Signed values use the MSB to identify the sign of the value. If the MSB is 1, the values are negative. If the MSB is 0, the value is positive. The remaining 15 bits are the magnitude of the coefficient.

The 32 taps of the filter must sum to 0 to have unity gain. If values are summed as unsigned binary values, the summed value of 32,767 represents unity gain. By default, the FIR filters are designed to have a linear phase response up to 10 kHz.

APPLICATIONS INFORMATION **MECHANICAL INTERFACE**

For the best performance, follow the guidelines described in this section when installing the ADcmXL1021-1 in a system.

Eliminate potential translational forces by aligning the module in a well defined orientation.

Use uniform mounting force on all four corners of the module. Use all four mounting holes and M2.5 screws at a torque of 5 inch-pounds.

Additional mechanical adhesives (cyanoacrylate adhesive and epoxies such as Dymax 652A gel adhesive) can be used to, in

some cases, improve mechanical coupling and frequency response. Application of these additional adhesives are mechanical design and processes dependent. Therefore, the application of these additional adhesives must be evaluated thoroughly during product development.

A minimum bend radius of the flex tail of 1 mm is allowed. At a lower bend radius, delamination or conductor failure may occur. The connector at the end of the flex tail is the DF12(3.0)-14DS-0.5V(86) from Hirose Electric Co. Ltd. The mating connector that must be used is the DF12(3.0)–14DP–0.5V(86) from Hirose Electric Co. Ltd.

OUTLINE DIMENSIONS

Figure 45. 14-Lead Module with Integrated Flex Connector [MODULE] (ML-14-7) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

02-14-2019-B