

Technical documentation



Support & training



SNAS832A - OCTOBER 2021 - REVISED JUNE 2023

# LMK1D1208P Pin-Controlled OE Low Additive Jitter LVDS Buffer

## 1 Features

Texas

INSTRUMENTS

- High-performance LVDS clock buffer family with 2 inputs and 8 outputs (2:8)
- Output frequency up to 2 GHz
- Hardware pins for individual output enable/disable
- Supply voltage: 1.8 V / 2.5 V / 3.3 V ± 5%
- Low additive jitter: < 60 fs rms maximum in 12 kHz to 20 MHz at 156.25 MHz
  - Very low phase noise floor: -164 dBc/Hz (typical)
- Very low propagation delay: < 575 ps maximum
- Output skew: 20 ps maximum
- Fail-safe inputs
- Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML
- LVDS reference voltage, V<sub>AC\_REF</sub>, available for capacitive-coupled inputs
- Industrial temperature range: –40°C to 105°C
- Packages available:
  - 6-mm × 6-mm, 40-pin VQFN (RHA)

# 2 Applications

- Telecommunications and networking
- Medical imaging
- Test and measurement
- Wireless infrastructure
- Pro audio, video and signage

## **3 Description**

The LMK1D1208P clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 8 pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The inputs can be either LVDS, LVPECL, LVCMOS, HCSL, or CML.

The LMK1D1208P is specifically designed for driving  $50-\Omega$  transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin (see Figure 9-6). The IN\_SEL pin selects the input which is routed to the outputs. The part supports a fail-safe input function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.

Each LVDS differential output is enabled by setting the corresponding OEx pin to a logic high 1. If this pin is set to a logic low 0, the output is disabled in a Hi-Z state resulting in reduced power consumption.


The device operates in a 1.8-V, 2.5-V, or 3.3-V supply environment and is characterized from  $-40^{\circ}$ C to  $105^{\circ}$ C (ambient temperature).

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE (NOM) <sup>(2)</sup>
LMK1D1208P	VQFN (40)	6.00 mm × 6.00 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.





# **Table of Contents**

1 Features	9.2 Functional Block Diagram	13
2 Applications	9.3 Feature Description.	14
3 Description	9.4 Device Functional Modes	14
4 Revision History	2 10 Application and Implementation	17
5 Device Comparison		17
6 Pin Configuration and Functions		
7 Specifications	10.3 Power Supply Recommendations	20
7.1 Absolute Maximum Ratings	5 10.4 Layout	<mark>21</mark>
7.2 ESD Ratings		<mark>22</mark>
7.3 Recommended Operating Conditions	5 11.1 Documentation Support	22
7.4 Thermal Information	7 11.2 Support Resources	22
7.5 Electrical Characteristics	11.3 Trademarks	
7.6 Typical Characteristics10	11.4 Electrostatic Discharge Caution	22
8 Parameter Measurement Information11		
9 Detailed Description13	12 Mechanical, Packaging, and Orderable	
9.1 Overview	Information	

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision * (October 2021) to Revision A (June 2023)	Page
•	Changed table title from: Device Information to: Package Information	1
•	Added the Device Comparison table for LMK1Dxxxx buffer family of devices	3
•	Moved the Power Supply Recommendations and Layout section to the Application and Implementation section.	




# **5 Device Comparison**

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	PACKAGE	BODY SIZE	
		Global output enable and	350 mV			
LMK1D2108	Dual 1:8	swing control through pin control	500 mV	VQFN (48)	7.00 mm × 7.00 mm	
		Global output enable and	350 mV			
LMK1D2106	Dual 1:6	swing control through pin control	500 mV	VQFN (40)	6.00 mm × 6.00 mm	
		Global output enable and	350 mV			
LMK1D2104	Dual 1:4	swing control through pin control	500 mV	VQFN (28)	5.00 mm × 5.00 mm	
		Global output enable and	350 mV			
LMK1D2102	Dual 1:2	swing control through pin control	500 mV	VQFN (16)	3.00 mm × 3.00 mm	
LMK1D1216	2:16	Global output enable control	350 mV	VQFN (48)	7.00 mm × 7.00 mm	
LIVINTD1210		through pin control	500 mV	VQEN (40)	7.00 mm ~ 7.00 mm	
LMK1D1212	2:12	Global output enable control	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
EWICIDIZIZ	2.12	through pin control	500 mV	VQI N (40)	0.00 mm × 0.00 mm	
LMK1D1208P	2:8	Individual output enable	350 mV	VQGN (40)	6.00 mm × 6.00 mm	
EWICTD 12001	2.0	control through pin control	500 mV	VQGIV(40)	0.00 mm * 0.00 mm	
LMK1D1208I	2:8	Individual output enable	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
	2.0	control through I <sup>2</sup> C	500 mV		0.00 mm * 0.00 mm	
LMK1D1208	2:8	Global output enable control through pin control	350 mV	VQFN (28)	5.00 mm × 5.00 mm	
LMK1D1204P	2:4	Individual output enable control through pin control	350 mV	VQGN (28)	5.00 mm × 5.00 mm	
LMK1D1204	2:4	Global output enable control through pin control	350 mV	VQFN (16)	3.00 mm × 3.00 mm	

## Table 5-1. Device Comparison



## **6** Pin Configuration and Functions



#### Figure 6-1. LMK1D1208P: RHA Package 40-Pin VQFN Top View

Table 6-1. Pin Function	5
-------------------------	---

NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
DIFFERENTIAL/SINGLE-EN	NDED CLOCK INPUT		
IN0_P	8	1	Primary: Differential input pair or single-ended input
IN0_N	9		Primary. Differential input pair of single-ended input
IN1_P	2	I	Secondary: Differential input pair or single-ended input.
IN1_N	3		Note that INP0, INN0 are used indistinguishably with IN0_P, IN0_N.
INPUT SELECT			
IN_SEL	1	I	Input selection with an internal 500-k $\Omega$ pullup and 320-k $\Omega$ pulldown, selects input port. See Table 9-2.
AMPLITUDE SELECT			
AMP_SEL	10	I	Output amplitude swing select with an internal 500-k $\Omega$ pullup and 320-k $\Omega$ pulldown. See Table 9-4.
OUTPUT ENABLE			
OE0	6	I	Output Enable for channel 0 HIGH (default): Enable output channel 0 LOW: Disable output channel 0 in Hi-Z state
OE1	16	I	Output Enable for channel 1 HIGH (default): Enable output channel 1 LOW: Disable output channel 1 in Hi-Z state
OE2	17	I	Output Enable for channel 2 HIGH (default): Enable output channel 2 LOW: Disable output channel 2 in Hi-Z state
OE3	18	I	Output Enable for channel 3 HIGH (default): Enable output channel 3 LOW: Disable output channel 3 in Hi-Z state
OE4	33	I	Output Enable for channel 4 HIGH (default): Enable output channel 4 LOW: Disable output channel 4 in Hi-Z state



Table 6-1. Pin Functions (continued)				
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION	
OE5	34	I	Output Enable for channel 5 HIGH (default): Enable output channel 5 LOW: Disable output channel 5 in Hi-Z state	
OE6	35	I	Output Enable for channel 6 HIGH (default): Enable output channel 6 LOW: Disable output channel 6 in Hi-Z state	
OE7	5	I	Output Enable for channel 7 HIGH (default): Enable output channel 7 LOW: Disable output channel 7 in Hi-Z state	
BIAS VOLTAGE OUTPUT	ſ			
V <sub>AC_REF0</sub>	4	0	Bias voltage output for capacitive-coupled inputs. If used, TI recommends	
V <sub>AC_REF1</sub>	7		using a 0.1-µF capacitor to GND on this pin.	
DIFFERENTIAL CLOCK	OUTPUT			
OUT0_P	12	0		
OUT0_N	13	0	Differential LVDS output pair number 0	
OUT1_P	14	0		
OUT1_N	15	0	Differential LVDS output pair number 1	
OUT2_P	22	0		
OUT2_N	23	0	Differential LVDS output pair number 2	
OUT3_P	24	0	Differential LVDS output pair number 3	
OUT3_N	25		Differential LVDS output pair number 5	
OUT4_P	26	0	Differential LVDS output pair number 4	
OUT4_N	27	0	Differential LVDS output pair number 4	
OUT5_P	28	0	Differential LVDS output pair number 5	
OUT5_N	29		Differential LVDS output pair number 5	
OUT6_P	36	0	Differential LVDS output pair number 6	
OUT6_N	37			
OUT7_P	38	0	Differential LVDS output pair number 7	
OUT7_N	39			
SUPPLY VOLTAGE				
V <sub>DD</sub>	11, 20, 31, 40	Р	Device power supply (1.8 V, 2.5 V, or 3.3 V)	
GROUND				
GND	21, 30	G	Ground	
MISC				
DAP	DAP	G	Die Attach Pad. Connect to the printed circuit board (PCB) ground plane for heat dissipation.	
NC	19, 32		No Connection. Leave floating.	

(1) G = Ground, I = Input, O = Output, P = Power



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MI	N MAX	UNIT
V <sub>DD</sub>	Supply voltage	-0.	3 3.6	V
V <sub>IN</sub>	Input voltage	-0.	3 3.6	V
Vo	Output voltage	-0.	3 V <sub>DD</sub> + 0.3	V
I <sub>IN</sub>	Input current	-2	0 20	mA
lo	Continuous output current	-5	0 50	mA
TJ	Junction temperature		135	°C
T <sub>stg</sub>	Storage temperature <sup>(2)</sup>	-6	5 150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Device unpowered

## 7.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±3000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>		3.3-V supply	3.135	3.3	3.465	
	Core supply voltage	2.5-V supply	2.375	2.5	2.625	V
		1.8-V supply	1.71	1.8	1.89	
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90 % of VDD)	0.1		20	ms
T <sub>A</sub>	Operating free-air temperature		-40		105	°C
TJ	Operating junction temperature		-40		135	°C



### 7.4 Thermal Information

		LMK1D1208P		
	THERMAL METRIC <sup>(1)</sup>	RHA (VQFN)	UNIT	
		40 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	30.3	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	21.6	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance	13.1	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	13	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.5	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 Electrical Characteristics

 $V_{DD}$  = 1.8 V ± 5 %, -40°C ≤ T<sub>A</sub> ≤ 105°C. Typical values are at  $V_{DD}$  = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER SU	PPLY CHARACTERISTICS	•				
IDD <sub>STAT</sub>	Core supply current, static (LMK1D1208P)	All outputs enabled and unterminated, f = 0 Hz		75		mA
IDD <sub>100M</sub>	Core supply current (LMK1D1208P)	All outputs enabled, $R_L = 100 \Omega$ , f = 100 MHz		87	110	mA
IN_SEL/AM	P_SEL CONTROL INPUT CHARACTERIS	FICS (Applies to $V_{DD}$ = 1.8 V ± 5%,	2.5 V ± 5% and	d 3.3 V ± 5	%)	
Vd <sub>I3</sub>	Tri-state input	Open	C	.4 × V <sub>CC</sub>		V
V <sub>IH</sub>	Input high voltage	Minimum input voltage for a logical "1" state in table 1	0.7 × V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input low voltage	Maximum input voltage for a logical "0" state in table 1	-0.3		0.3 × V <sub>CC</sub>	V
IIH	Input high current	$V_{DD}$ can be 1.8V, 2.5V, or 3.3V with $V_{IH}$ = $V_{DD}$			30	μA
IIL	Input low current	$V_{DD}$ can be 1.8V, 2.5V, or 3.3V with $V_{IH}$ = $V_{DD}$	-30			μA
R <sub>pull-up</sub>	Input pullup resistor			500		kΩ
R <sub>pull-down</sub>	Input pulldown resistor			320		kΩ
SINGLE-EN	DED LVCMOS/LVTTL CLOCK INPUT (App	blies to V <sub>DD</sub> = 1.8 V ± 5%, 2.5 V ± 5%	% and 3.3 V ±	5%)		
f <sub>IN</sub>	Input frequency	Clock input	DC		250	MHz
V <sub>IN_S-E</sub>	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dVIN/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
I <sub>IH</sub>	Input high current	V <sub>DD</sub> = 3.465 V, V <sub>IH</sub> = 3.465 V		·	60	μA
I <sub>IL</sub>	Input low current	V <sub>DD</sub> = 3.465 V, V <sub>IL</sub> = 0 V	-30			μA
C <sub>IN_SE</sub>	Input capacitance	at 25°C		3.5		pF
DIFFERENT	IAL CLOCK INPUT (Applies to V <sub>DD</sub> = 1.8 V	V ± 5%, 2.5 V ± 5% and 3.3 V ± 5%)				
f <sub>IN</sub>	Input frequency	Clock input			2	GHz
	Differential input voltage peak-to-peak {2	V <sub>ICM</sub> = 1 V (V <sub>DD</sub> = 1.8 V)	0.3		2.4	V <sub>PP</sub>
V <sub>IN,DIFF(p-p)</sub>	$(V_{INP} - V_{INN})$	V <sub>ICM</sub> = 1.25 V (V <sub>DD</sub> = 2.5 V/3.3 V)	0.3		2.4	• PP
V <sub>ICM</sub>	Input common-mode voltage	V <sub>IN,DIFF(P-P)</sub> > 0.4 V (V <sub>DD</sub> = 1.8 V/2.5 V/3.3 V)	0.25		2.3	V
I <sub>IH</sub>	Input high current	V <sub>DD</sub> = 3.465 V, V <sub>INP</sub> = 2.4 V, V <sub>INN</sub> = 1.2 V			30	μA



### $V_{DD}$ = 1.8 V ± 5 %, -40°C ≤ $T_A$ ≤ 105°C. Typical values are at $V_{DD}$ = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
lıL	Input low current	V <sub>DD</sub> = 3.465 V, V <sub>INP</sub> = 0 V, V <sub>INN</sub> = 1.2 V	-30			μA	
C <sub>IN_SE</sub>	Input capacitance (Single-ended)	at 25°C		3.5		pF	
VODI	Differential output voltage magnitude   V <sub>OUTP</sub> - V <sub>OUTN</sub>	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, \text{ R}_{LOAD} = 100 \Omega$	250	350	450	mV	
VOD	Differential output voltage magnitude   V <sub>OUTP</sub> - V <sub>OUTN</sub>	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega, AMP\_SEL = 1$	400	500	650	mV	
2VOD	Change in differential output voltage magnitude	$V_{IN,DIFF(P-P)}$ = 0.3 V, $R_{LOAD}$ = 100 $\Omega$	-15		15	mV	
ΔVOD	Change in differential output voltage magnitude	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega, AMP\_SEL = 1$	-20		20	mV	
Steady-state, common-mode output			1		1.2	V	
V <sub>OC(SS)</sub>	voltage		1.1		1.375	v	
V <sub>OC(SS)</sub> Steady-state, common-mode out			0.8		1.05	V	
Volte	voltage		0.9		1.15	v	
Δ <sub>VOC(SS)</sub>	Change in steady-state, common-mode output voltage	$\frac{V_{\text{IN,DIFF}(P-P)} = 0.3 \text{ V, } R_{\text{LOAD}} = 100}{\Omega}$	-15		15	mV	
$\Delta_{\rm VOC(SS)}$	Change in steady-state, common-mode output voltage	$V_{IN,DIFF(P-P)} = 0.3 V, R_{LOAD} = 100$ $\Omega, AMP\_SEL = 1$	-20		20	mV	
LVDS AC O	UTPUT CHARACTERISTICS						
V <sub>ring</sub>	Output overshoot and undershoot	$V_{IN,DIFF(P-P)} = 0.3 V, R_{LOAD} = 100$ $\Omega, f_{OUT} = 491.52 MHz$	-0.1		0.1	V <sub>OD</sub>	
V <sub>OS</sub>	Output AC common-mode voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, \text{ R}_{LOAD} = 100$		50	100	mV <sub>pp</sub>	
V <sub>OS</sub>	Output AC common-mode voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, \text{ R}_{LOAD} = 100$ $\Omega, \text{ AMP}SEL = 1$		75	150	$\mathrm{mV}_{\mathrm{pp}}$	
los	Short-circuit output current (differential)	V <sub>OUTP</sub> = V <sub>OUTN</sub>	-12		12	mA	
OS(cm)	Short-circuit output current (common- mode)	V <sub>OUTP</sub> = V <sub>OUTN</sub> = 0	-24		24	mA	
PD	Propagation delay	$\frac{V_{\text{IN,DIFF}(P-P)} = 0.3 \text{ V, } R_{\text{LOAD}} = 100}{\Omega^{(1)}}$	0.3		0.575	ns	
t <sub>sк, o</sub>	Output skew	Skew between outputs with the same load conditions (12 and 16 channels) <sup>(2)</sup>			20	ps	
SK, PP	Part-to-part skew	Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading.			200	ps	
<sup>t</sup> sk, p	Pulse skew	50% duty cycle input, crossing point-to-crossing-point distortion (4)	-20		20	ps	
t <sub>RJIT(ADD)</sub>	Random additive Jitter (rms)	$      f_{\rm IN} = 156.25 \mbox{ MHz with } 50\% \mbox{ duty-cycle, Input slew rate = 1.5V/ns, Integration range = 12 \mbox{ kHz to } 20 \mbox{ MHz, with output load } R_{\rm LOAD} = 100  \Omega $		45	60	fs, RMS	



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		PN <sub>1kHz</sub>		-143			
	Phase Noise for a carrier frequency of	PN <sub>10kHz</sub>		-150			
Phase noise	156.25 MHz with 50% duty-cycle, Input slew rate = 1.5V/ns with output load	PN <sub>100kHz</sub>		-157		dBc/Hz	
	$R_{LOAD} = 100 \Omega$	PN <sub>1MHz</sub>		-160			
		PN <sub>floor</sub>	-164				
MUX <sub>ISO</sub>	Mux Isolation	$\label{eq:fin} \begin{array}{l} f_{\text{IN}} = 156.25 \mbox{ MHz}. \mbox{ The difference} \\ \mbox{in power level at } f_{\text{IN}} \mbox{ when the} \\ \mbox{selected clock is active and the} \\ \mbox{unselected clock is static versus} \\ \mbox{when the selected clock is inactive} \\ \mbox{and the unselected clock is active}. \end{array}$		80		dB	
ODC	Output duty cycle	With 50% duty cycle input	45		55	%	
t <sub>R</sub> /t <sub>F</sub>	Output rise and fall time	20% to 80% with $R_{LOAD}$ = 100 $\Omega$			300	ps	
t <sub>R</sub> /t <sub>F</sub>	Output rise and fall time	20% to 80% with RLOAD = 100 $\Omega$ (AMP_SEL= 1)			300	ps	
t <sub>en/disable</sub>	Output Enable and Disable Time	Time taken for outputs to go from disable state to enable state and vice versa. <sup>(3)</sup>			1	μs	
l <sub>leakZ</sub>	Output leakage current in High Z	Outputs are held in high Z mode with OUTP = OUTN (max applied external voltage is the lesser of VDD or 1.89V and minimum applied external voltage is 0V)			50	μA	
V <sub>AC_REF</sub>	Reference output voltage	VDD = 2.5 V, I <sub>LOAD</sub> = 100 µA	0.9	1.25	1.375	V	
POWER SUF	PPLY NOISE REJECTION (PSNR) V <sub>DD</sub> = 2	.5 V/ 3.3 V					
PSNR	Power Supply Noise Rejection (f <sub>carrier</sub> =	10 kHz, 100 mVpp ripple injected on V <sub>DD</sub>		-70			
FOINT	156.25 MHz)	1 MHz, 100 mVpp ripple injected on V <sub>DD</sub>	-50			dBc	

 $V_{DD}$  = 1.8 V ± 5 %, -40°C ≤ T<sub>A</sub> ≤ 105°C. Typical values are at  $V_{DD}$  = 1.8 V, 25°C (unless otherwise noted)

(1) Measured between single-ended/differential input crossing point to the differential output crossing point.

(2) For the dual bank devices, the inputs are phase aligned and have 50% duty cycle.


(3) Applies to the dual bank family.


(4) Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.




## 7.6 Typical Characteristics

Figure 7-1 captures the variation of the LMK1D1208P current consumption with input frequency and supply voltage. Figure 7-2 shows the variation of the differential output voltage (VOD) swept across frequency. It is important to note that Figure 7-1 and Figure 7-2 serve as a guidance to the users on what to expect for the range of operating frequency supported by LMK1D1208P. These graphs were plotted for a limited number of frequencies and load conditions, which may not represent the customer system.











## **8 Parameter Measurement Information**




Figure 8-1. LVDS Output DC Configuration During Device Test




Figure 8-2. LVDS Output AC Configuration During Device Test




Figure 8-3. DC-Coupled LVCMOS Input During Device Test






Figure 8-4. Output Voltage and Rise/Fall Time





- A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t<sub>PLHn</sub> or the difference between the fastest and the slowest t<sub>PLHn</sub> (n = 0, 1, 2, ..7)
- B. Part to part skew is calculated as the greater of the following: the difference between the fastest and the slowest t<sub>PLHn</sub> or the difference between the fastest and the slowest t<sub>PHLn</sub> across multiple devices (n = 0, 1, 2, ..7)



### Figure 8-5. Output Skew and Part-to-Part Skew






## 9 Detailed Description

## 9.1 Overview

The LMK1D1208P LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two  $50-\Omega$  lines is  $100 \ \Omega$  between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D1208P, AC coupling must be used. If the LVDS receiver has internal  $100-\Omega$  termination, external termination must be omitted.

#### 9.2 Functional Block Diagram





#### 9.3 Feature Description

The LMK1D1208P is a low additive jitter LVDS fan-out buffer that can generate up to four copies of two selectable LVPECL, LVDS, HCSL, CML, or LVCMOS inputs. The LMK1D1208P can accept reference clock frequencies up to 2 GHz while providing low output skew.

Table 9-1 lists the LMK1D1208P outputs divided into two banks.

BANK	CLOCK OUTPUTS
0	OUT0, OUT1, OUT2, OUT3
1	OUT4, OUT5, OUT6, OUT7

Table 9-1.	Output Bank	Mapping
------------	-------------	---------

Apart from providing a very low additive jitter and low output skew, the LMK1D1208P has an input select pin (IN\_SEL) and an output amplitude control pin (AMP\_SEL).

#### 9.3.1 Fail-Safe Input

The LMK1D120x family of devices is designed to support fail-safe input operation feature. This feature allows the user to drive the device inputs before  $V_{DD}$  is applied without damaging the device. Refer to *Specifications* for more information on the maximum input supported by the device. The user should note that incorporating the fail-safe inputs also results in a slight increase in clock input pin capacitance. The device also incorporates an input hysteresis which prevents random oscillation in absence of an input signal. Furthermore, this feature allows the input pins to be left open.

#### 9.4 Device Functional Modes

The two inputs of the LMK1D1208P are internally muxed together and can be selected through the control pin (see Table 9-2). Unused inputs can be left floating to reduce overall component cost. Both AC- and DC-coupling schemes can be used with the LMK1D1208P to provide greater system flexibility.

IN_SEL	ACTIVE CLOCK INPUT					
0	IN0_P, IN0_N					
1	IN1_P, IN1_N					
Open	None <sup>(1)</sup>					

Table 9-2. Input Selection Table	Table	9-2.	Input	Selection	Table
----------------------------------	-------	------	-------	-----------	-------

 The input buffers are disabled and the state of the outputs are dependent on the state of OEx (see Table 9-3). If OEx = 0, the corresponding output will be disabled in Hi-Z state, whereas if OEx = 1 (default), the corresponding output will be logic low.

The outputs of the LMK1D1208P can be individually enabled or disabled using the OEx hardware pins (see Table 9-3). The disabled state of the outputs is Hi-Z (high impedance) as this reduces the power consumption and also prevents back-biasing of the devices connected to these outputs.

Unused outputs should be disabled to eliminate the need for a termination resistor. In the case of enabled unused outputs, TI recommends a  $100-\Omega$  termination for optimal performance.

----

Table 9-3. Output Control							
OEx	CLOCK OUTPUTS						
0	OUTPx, OUTNx disabled in Hi-Z state						
1 (default)	OUTPx, OUTNx enabled						

The output amplitude of the banks of the LMK1D1208P can be selected through the amplitude selection pin (see Table 9-4). The higher output amplitude mode (boosted LVDS swing mode) can be used in applications which require higher amplitude either for better noise performance (higher slew rate) or if the receiver has swing requirements which the standard LVDS swing cannot meet.



Table 9-4. Amplitude Selection							
AMP_SEL	OUTPUT AMPLITUDE (mV)						
0	Bank 0: boosted LVDS swing (500 mV) Bank 1: standard LVDS swing (350 mV)						
OPEN	Bank 0: standard LVDS swing (350 mV) Bank 1: standard LVDS swing (350 mV)						
1	Bank 0: boosted LVDS swing (500 mV) Bank 1: boosted LVDS swing (500 mV)						

#### 9.4.1 LVDS Output Termination

TI recommends that unused outputs are terminated differentially with a  $100-\Omega$  resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode V<sub>OS</sub>) in the outputs being used.

The LMK1D1208P can be connected to LVDS receiver inputs with DC and AC coupling as shown in Figure 9-1 and Figure 9-2, respectively.




Figure 9-1. Output DC Termination




Figure 9-2. Output AC Termination (With the Receiver Internally Biased)

#### 9.4.2 Input Termination

The LMK1D1208P inputs can be interfaced with LVDS, LVPECL, HCSL, or LVCMOS drivers.

LVDS drivers can be connected to LMK1D1208P inputs with DC and AC coupling as shown Figure 9-3 and Figure 9-4, respectively.




Figure 9-3. LVDS Clock Driver Connected to LMK1D1208P Input (DC-Coupled)






Figure 9-4. LVDS Clock Driver Connected to LMK1D1208P Input (AC-Coupled)

Figure 9-5 shows how to connect LVPECL inputs to the LMK1D1208P. The series resistors are required to reduce the LVPECL signal swing if the signal swing is >1.6  $V_{PP}$ .






Figure 9-5. LVPECL Clock Driver Connected to LMK1D1208P Input

Figure 9-6 shows how to couple a LVCMOS clock input to the LMK1D1208P directly.





For unused input, TI recommends grounding both input pins (INP, INN) using  $1-k\Omega$  resistors.



## **10** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **10.1 Application Information**

The LMK1D1208P is a low additive jitter universal to LVDS fan-out buffer with two selectable inputs, output amplitude selection, and pin-controlled output enables. The small package size, low output skew, low propagation delay and low additive jitter of this device is designed for applications that require high-performance clock distribution as well as for low-power and space-constraint applications.

#### **10.2 Typical Application**




Figure 10-1. Fan-Out Buffer for Line Card Application



#### **10.2.1 Design Requirements**

The LMK1D1208P shown in Figure 10-1 is configured to select two inputs: a 156.25-MHz LVDS clock from the backplane, or a secondary 156.25-MHz, LVCMOS, 2.5-V oscillator. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. 0.1- $\mu$ F capacitors are used to reduce noise on both V<sub>AC\_REF</sub> and SECREF\_N. Either input signal can be then fanned out to desired devices, as shown. The configuration example is driving 4 LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC coupling with an LVDS driver such as the LMK1D1208P. This PHY device features internal termination so no additional components are required for proper operation.
- The ASIC LVDS receiver features internal termination and operates at the same common-mode voltage as the LMK1D1208P. Again, no additional components are required.
- The FPGA requires external AC coupling, but has internal termination. 0.1-µF capacitors are placed to
  provide AC coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling
  capacitors.
- The unused outputs of the LMK1D1208P can be disabled using the corresponding OEx pin. This results in a lower power consumption.

#### **10.2.2 Detailed Design Procedure**

See *Input Termination* for proper input terminations, dependent on single-ended or differential inputs.

See LVDS Output Termination for output termination schemes depending on the receiver application.

Unused outputs can be disabled using the corresponding OEx pin setting according to Table 9-3. Disabling the outputs also eliminates requirement of termination resistors.


In this example, the PHY, ASIC, FPGA and CPU require different schemes. Power supply filtering and bypassing is critical for low-noise applications.

See *Power Supply Recommendations* for recommended filtering techniques. A reference layout is provided in *Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board* user's guide (SCAU043).



#### **10.2.3 Application Curves**

This section shows the low additive noise for the LMK1D1208P. The low noise 156.25-MHz source with 24-fs RMS jitter shown in Figure 10-2 drives the LMK1D1208P, resulting in 46.4-fs RMS when integrated from 12 kHz to 20 MHz (see Figure 10-3). The resultant additive jitter is 39.7-fs RMS for this configuration.



Note: Reference signal is a low-noise Rhode and Schwarz SMA100B

Figure 10-2. LMK1D1208P Reference Phase Noise, 156.25 MHz, 24-fs RMS (12 kHz to 20 MHz)




Figure 10-3. LMK1D1208P Output Phase Noise, 156.25 MHz, 46.4-fs RMS (12 kHz to 20 MHz)

## **10.3 Power Supply Recommendations**

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example,  $0.1-\mu$ F) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver. These ferrite beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

Figure 10-4 shows this recommended power-supply decoupling method.




Figure 10-4. Power Supply Decoupling



## 10.4 Layout

#### 10.4.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the PCB. To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package. Figure 10-5 and Figure 10-6 show the recommended land and via patterns for the 40-pin LMK1D1208P device.

#### 10.4.2 Layout Examples




Figure 10-5. Recommended PCB Layout, Top Layer




Figure 10-6. Recommended PCB Layout, GND Layer



## **11 Device and Documentation Support**

### **11.1 Documentation Support**

### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board user's guide
- Texas Instruments, *Power Consumption of LVPECL and LVDS* Analog design journal
- Texas Instruments, Using Thermal Calculation Tools for Analog Components application report

## **11.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK1D1208PRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	~ / /	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208P	Samples
LMK1D1208PRHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208P	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com


# PACKAGE OPTION ADDENDUM


10-Apr-2023




www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D1208PRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMK1D1208PRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

31-Oct-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D1208PRHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
LMK1D1208PRHAT	VQFN	RHA	40	250	210.0	185.0	35.0

# **RHA 40**


6 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RHA0040B**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RHA0040B**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **RHA0040B**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated