

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at [www.onsemi.com.](http://www.onsemi.com          
          q) Please email any questions regarding the system integration to **Fairchild** questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the righ of patents, trademarks, convrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/odf/Patent-Marking.odf. ON Semiconductor re to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its pro Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which m Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applic technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of t is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

September 2014

FSA9591 — USB Accessory Detection Switch with Integrated Linear Battery Charger

Features

- Detection:
	- USB Data Cable
	- UART Serial Link
	- Charger Detection (CDP, DCP)
	- Factory-Mode Cables
	- Teletype (TTY) Converter
- Linear Charger with up to 950 mA Charging Current Full-Speed and High-Speed 2.0 Compliant
- Automatic Switching with Available Interrupt
- UART: RxD & TxD
- USB: FS and HS 2.0 Compliant
- Switch Type: USB, UART

Description

The FSA9591 is a USB accessory detection switch with an integrated lithium ion (Li+) linear battery charger. The FSA9591 is capable of detecting factory test modes, car kit type 1 and travel adapter charger, USB data port, and USB chargers. Compliant with the USB battery charging rev. 1.1 specification, the FSA9591 can detect USB Standard Downstream Ports (SDP), Dedicated Charging Ports (DCP), and Charging Downstream Ports (CDP).

The integrated linear charger uses constant current, constant voltage, and thermal control loops to charge Li+ batteries and provide protection. The FSA9591 also includes two programmable LDOs, capable of supplying 300mA each, for powering other devices in mobile phones. Battery presence detection via DETBAT_N and charging current sensing through VICHG are also provided. $V_{\text{BUS IN}}$ pin can tolerate up to 28 V.

Applications

- Cell Phones, Smart Phones, PDAs
- **Tablets, Portable Media Players**
- Gaming Devices, Digital Cameras

Ordering Information

Note:

1. Includes backside lamination.

FSA9591

 USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger

FSA9591 - USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger

FSA9591 - USB Access **FSA9591 USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger**

1. Functionality

The FSA9591 is USB port accessory detector and switch with integrated 28 V over-voltage tolerance. Fully controlled using I^2C , FSA9591 enables high-speed USB 2.0 Standard Downstream Port (SDP), USB Charging Downstream Port (CDP) battery charger, USB Dedicated Charging Port (DCP) charger data cables to use a common connector micro or mini USB 2.0 port. Factory-mode cables can be detected and switched to use either the UART or USB data path. The FSA9591 can be programmed for manual switching or automatic switching of data paths.

1.1. Functional Overview

The FSA9591 is designed for minimal software requirements for proper operation. The flow diagram in [Figure 4](#page-6-0) walks through the fundamental steps of operation and contains references to more detailed information.

2. Power-Up & Reset

The FSA9591 does not need special power sequencing for correct operation. The main power for accessory detection is provided by V_{BAT} only. V_{DDIO} is only used for I^2C interface and interrupt processing. The linear charger power is provided by V_{BUS-N} .

[Table 1](#page-7-1) summarizes the enabled features of each power state. The valid voltages levels for each power supply can be found in Section [12.2](#page-16-0)

Table 1. Power States Summary

Notes:

2. V_{DDIO} is expected to be the same supply used by the baseband I/Os.
3. Typically V_{DDIO} is only present when V_{BAT} is valid.

3. Typically V_{DDIO} is only present when V_{BAT} is valid.
4. $X = Don't$ care.

X=Don't care.

2.1. Reset

When the device is reset, all the registers are initialized to the default values shown in Section [12.14](#page-26-0) and all switch paths are open. After reset or power up, FSA9591 enters Standby Mode and is ready to detect accessories sensed on the $V_{\text{BUS IN}}$ or ID_CON pins.

2.1.1. Hardware Reset

Power-On Reset (POR) is caused by the initial rising edge of VBAT OF VBUS IN.

2.1.2. Software Reset

The device can be reset through software by writing to the Reset bit in the Register (1BH).

3. I^2C

The FSA9591 integrates a full fast-mode I^2C slave controller compliant with the I^2C specification version 2.1. The FSA9591 I^2C interface runs up to 400 kHz.

The slave address is shown in [Table 2.](#page-8-2) Status information and configuration occurs via the I²C interface. *Please see Section [12.12](#page-24-0) for more information.*

Table 2. I²C Slave Address

Figure 6. I²C Read Sequence

Legend

4. Configuration

FSA9591 requires minimal configuration for proper detection, charging and reporting. Follow these steps for full configuration:

- 1. Write Control register (02h) to configure manual or automatic switching modes.
	- a. If using manual switching modes, write Manual SW 1 register (13h) to configure switches.
- 2. Write Control register (02h) to clear INT Mask bit. This enables interrupts to the baseband.

The linear charger defaults to automatic charging at either 90mA or 450mA based on the accessory that was detected.

5. Detection

The FSA9591 monitors both $V_{BUS~IN}$ and ID_CON to detect accessories. The ID_CON detection is a "resistive detection" that reads the resistance to GND on the ID_CON pin to determine the accessory attached. [Table 3](#page-9-1) shows assignment of accessories based on resistor values. FSA9591 can also detect accessories

with ID resistances outside the specified ranges; these are detected in the same manner as the defined accessories. FSA9591 interrupts the baseband processor and provides the correct ADC value, as shown in [Table 3.](#page-9-1)

Table 3. ID_CON Accessory Detection

Note:

5. These accessories need V_{BUS} to be valid to be detected since they are charger accessories.
6. For resistances between the defined regions, the FSA9591 detects the ADC value above OF

6. For resistances between the defined regions, the FSA9591 detects the ADC value above OR below the given resistance.

Factory modes are initiated with the attachment of special test hardware, called a "JIG box," for factory testing. The FSA9591 automatically configures switch paths to any of the factory-mode accessories when the appropriate resistor is sensed on the ID_CON pin. A change of resistor on the ID_CON pin dynamically switches between factory modes and autoconfigures the appropriate switch paths without detaching and attaching the cable.

The different factory mode accessories with the associated resistor values (1% standard resistors) on the ID_CON pin and The switch paths for factory modes are listed in [Table 4.](#page-9-4) The FSA9591 allows HS USB, FS USB, and UART signals to be passed on both ports with equal performance. This allows greater flexibility when designing with the FSA9591.

Table 4. ID_CON Factory Cable Detection

The FSA9591 detection algorithms monitor both the V_{BUS} and ID pins of the USB interface. Based on the detection results, multiple registers are updated and the INTB pin is asserted to indicate to the baseband processor that an accessory was detected and to read the registers for the complete information. The detection algorithm allows the application to control the timing of the detection algorithm and the configuration of the internal switches. The flow diagram in [Figure 8](#page-11-0) shows the operation of the detection algorithm.

 USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger

USB Accessory Detection Switch with Integrated Lithium lon (Li+) Linear Battery Charge

FSA9591

FSA9591-

FSA9591

FSA9591

5.1. USB Port Detection

The types of USB 2.0 ports the FSA9591 can detect are summarized in [Table 5.](#page-12-1)

Table 5. ID_CON and VBUS Detection Table for USB Devices

Notes:

8. The accessory type is reported in the Device Type 1 (0Ah) register for each valid accessory detected.

9. The FSA9591 follows the battery charging 1.1 specification, which uses DP_CON and DM_CON to determine the USB accessory attached. *Refer to Battery Charging 1.1 specification for further details.*

For SDP and CDP USB accessories, the following pin mapping is automatically configured:

- DP_HOST=DP_CON
- DM_HOST=DM_CON

For DCP charger, the DP_HOST and DM_HOST switches are open. For all USB accessories, $V_{BUS~IN}$ has Over-Voltage Tolerance (OVT) up to 28 V.

6. Processor Communication

Typical communication steps between the processor and the FSA9591 during accessory detection are:

- 1. INTB is asserted LOW, indicating a change in accessory detection.
- 2. Processor reads the Interrupt 1 (03h) register to determine if an attach or detach event was detected.
- 3. Processor reads the Status registers to determine the exact accessory detected.
	- a. Device Type 1 (09h): Indicates which USB, Car Kit CDP, or DCP accessory was detected.
	- b. Device Type 2 (0Ah): Indicates which factory mode or unknown accessory was detected.

7. Switch Configuration

FSA9591 devices have two methods of configuring the internal switches: it can auto-configure the switches or the switches can be configured manually by the processor. Typical applications use Auto-Configuration Mode and do not require interaction with the baseband to configure the switches correctly.

7.1. Manual Switching

Manual switching is enabled by writing the following registers:

■ Manual Switch (13h): Configures the switches for DM_CON and DP_CON in addition to manual control of the JIG output.

8. GPOs

The FSA9591 has two general-purpose outputs (GPOs) that typically turn on the functionality powered by the LDOs. The default state for the GPOs is push-pull outputs with GPO1_OD and GPO2 OD set LOW. If open-drain outputs are required, GPO1_OD and GPO2_OD should be set HIGH.

9. LDOs

The two Low Drop Out (LDO) regulators, which are powered from V_{BAT} , are programmable from 1.8 V to 3.6 V in increments of 100 mV. A 0.6 V reference on VREF must be enabled by writing the register bit GPO[REF_EN] to turn it on. This reference needs to turn on at least 20ms prior to the LDOs turning on to allow time to stabilize the reference if 0.1 nF bypass capacitance is used.

10. ON_KEY Keypad Functionality

The functionality of ON_BT_UP is described in [Table 6.](#page-12-4)

Table 6. ON_KEY_N and ON_BT_UP Truth Table

How to translate ON_KEY_N to a position in the row and column matrix of the processor keypad is shown i[n Figure 9.](#page-13-1)

FSA9591

 USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger

FSA9591 - USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charg

O **KEYIN** BBk16 BBk17 BBk18 KEYIN5 **KEYOUT** KEYOUT: KEYOUT2 KEYOUT3 KEYOUT4 **Figure 9. On Key to COLMx and ROWx Mappings** This is the way the FSA9591 translates the ON_KEY_N pin, where the COLMx and ROWx create a virtual button that would have occupied the missing BBk2 switch in the matrix above. Internal to the FSA9591, there is an analog switch that connects COLMx to ROWx based on ON_KEY_N as outlined in [Table 7.](#page-13-2) With ON KEY N pulled HIGH to V_{BAT}, a valid V_{BAT} must be present for the keypad functionality to work properly.

BBk11

 $\mathbf C$

Normal low-voltage keypad buttons

> ROWx COLMx

> > O

O

FSA9591

BBk12 BBk13

BBk1 BBk3

BBk6 BBk7 BBk8

Ő

KEYINO
KEYIN1

KEYIN3

KEYIN2

BASEBAND KEYPAD INTERFACE

BASEBAND KEYPAD INTERFACI

Table 7. COLMx/ROWx Truth Table

11. Linear Charger

11.1. Charging

[Figure 10](#page-13-3) shows the different stages of the Li+ linear charger when a charger is connected to the USB pins and a battery is present and discharged below 2.5 V. Generally, the prequalification (called "PRE-CHARGE" in [Figure 10\)](#page-13-3) stage is when the battery voltage is below 2.5 V when an I_{SHORT} current of 90 mA charges the battery to V_{SHORT} voltage of 2.5 V. Then the Fast Charge stage starts if a battery charger is detected and the current is increased considerably to a programmable l_{OCHARGE} level ("CURRENT REGULATION" in [Figure 10\)](#page-13-3). The battery voltage climbs quickly based on the drop caused by the current across the load elements of the battery. Then the voltage climbs linearly until the constant voltage stage is reached at the programmable voltage of V_{OREG} . The current is monitored during this stage ("VOLTAGE REGULATION" in the figure) and, when it reaches the end of current I_{TERM} , charging either halts or progresses to the top off charging if enabled.

BBk14 BBk15

BBk4 BBk5

BBk19

Ò O

BBk9

BBk20

C

BBk10

ON KEY N \Box To high-voltage ON key button

Figure 10. Default Charging Profile

11.1.1. Pre-Qualification Charging Stage

A typical battery has a protection circuit within the battery pack to disconnect the terminals below 2.7 V external to the FSA9591. If it gets below 2.7 V, the battery pack terminals are disconnected externally with the load switch within the battery pack, causing battery voltage V_{BAT} to decay quickly to ground since all that is holding V_{BAT} up is the decoupling capacitors externally. Another way that V_{BAT} can get so low is if V_{BAT} is shorted to ground accidentally. Both of these occurrences are very rare in a typical system since a dead battery is typically above 3 V and only goes below 3V over a long period of time via leakage.

When VBUS IN is first detected as being within its valid range, two timers are started, a 30-minute timer for the dead battery provision (if that is enabled) via the Charger Ctrl1[DBP_EN] bit (enabled by default since the processor is usually not operating at this low battery voltage range) and a programmable timer for total charging elapsed time enabled (enabled by default as a 5 hour timer via the Charger Ctrl1 [TC_EN] and Charger Ctrl1 [TC_Time] bits).

The linear charger is expected to always take its power from VBUS IN while monitoring V_{BAT} to determine the optimal charging profile for the shortest charging cycle.

If VBUS IN is detected when V_{BAT} is below 2.5 V, a charging current of 90mA is used to trickle charge the battery. If it is not a short circuit, V_{BAT} should recover very quickly above 2.5 V since it is only charging decoupling capacitors. V_{DDIO} and V_{BAT} are below the operational voltage of the detection portion, so detection is not performed, nor does FSA9591 communicate over the I²C lines as the linear charger charges the battery above the prequalification stage.

If there is a short circuit and the charger Ctrl1 [DBP_EN] bit is enabled (default case), the timer continues up to 30 minutes and expires, shutting down the charger. This limits the short-circuit current of 90mA to be drawn only for 30 minutes. The only way to recover from this fault condition is to remove the short circuit. If the short circuit is not removed, detaching and re-attaching the charger restarts the dead battery provision timer for another 30 minutes before shutting off again.

11.1.2. Constant Current/Constant Voltage Charging Stage

In this stage, V_{BAT} is above the pre-qualification voltage of 2.5 V, but below the programmed Charger Ctrl5 [CV Voltage] value. The charger detection interrogates the DP_CON, DM_CON, and ID CON lines to determine if a Dedicated Charger Port (DCP), Charging Downstream Port (CDP), car kit charger (200 kΩ on ID_CON), or a Travel Adapter (T_A, 180 kΩ on ID_CON) has been detected. If a charger is detected, the default charging current stays at the fast charge current of 450 mA (default) specified in Charger Ctrl3 [FC_Current] bits. Soft-start techniques are used to gradually increase current to minimize undesirable transients. If a charger is not detected and a USB Standard Downstream Port (SDP) is detected, the fast charge current drops to 90 mA like the pre-qualification current and continues to charge up the battery. This is summarized i[n Table 8.](#page-14-0)

Table 8. Default Charging Currents

Thermal issues are also considered *(see Thermal Regulation section below)* since this is the stage when there is the maximum voltage difference between $V_{\text{BUS IN}}$ and V_{BAT} . Similar to the prequalification stage, communication with the baseband is not possible, at least initially, when V_{BAT} is between 2.5 V and the weak-battery threshold (Charger Ctrl2 [WB_Threshold]) so the FSA9591 must be able to charge the battery properly without interaction with the baseband. The 30-minute dead-battery provision timer continues during this stage. When this timer expires and V_{BAT} does not exceed the weak battery threshold, the charger is disabled in compliance with the Battery Charging USB specifications for Dead Battery Provision (DBP). If the processor wakes up prior to the weak-battery threshold, it can change the weak-battery threshold via the Charger Ctrl2 [WB_Threshold] bits to a value consistent with actual wake up voltage and/or disable the dead battery timer via the Charger Ctrl1 [DBP_EN] bit.

Beyond the weak-battery threshold, the processor is expected to be up and controlling the charging process. The constant current is expected to be increased to match the battery charge capacity and the timers for total elapsed charging time can be changed accordingly. The constant voltage threshold is also expected to be set based on battery type and battery temperature, which should be monitored by the processor via separate controls. Thermal regulation within the FSA9591 may have little correlation to the battery temperature since the heat dissipation of the PCB that the FSA9591 is soldered to may be completely different from the heat dissipation within the battery pack.

When the programmed constant voltage threshold (programmed by Charger Ctrl5[CV_Voltage] bits) is approached, the fast charging current loop is gradually changed to a constant voltage loop where the current is allowed to decay. Charging continues until the end of charge current (set by Charger Ctrl4 [EC_Current] bits) is crossed.

If the top-off timer (set by Charger Ctrl1 [TopOff_EN] bit) is disabled and Charger Ctrl1 [AutoStop] bit is set, all charging stops and the charger monitors V_{BAT} . If V_{BAT} falls 150 mV below the programmed constant voltage, the fast charge charging cycle starts again. A debounce time of 60 ms prior to restarting this cycle prevents glitches or temporary GSM current load of up to 2 A for <1 ms. If the top-off timer is enabled and the AutoStop bit is set; for 30 minutes after the end of charge current threshold has been crossed, the constant voltage charge cycle continues. After that, all charging is stopped and V_{BAT} is monitored again for a drop of 150 mV. If the Charger Ctrl1 [AutoStop] bit is not set, the constant voltage state is never left and the charger keeps trickle charging the battery to keep the voltage at the programmed Charger Ctrl5 [CV_Voltage] voltage.

The FSA9591 maintains this constant voltage with ±0.5% at room temperature to ensure optimal battery performance. The timer measuring the total charging elapsed time continues until the end of charge current threshold is crossed and does not include the top-off timer. If the total time exceeds the time in the Charger Ctrl2 [TC_Time] bits, charging is stopped and the processor (if the voltage is high enough for the processor to function) can interrogate the source of the problem, correct it, then disables and re-enables the charger again to restart charging. If the voltage is not high enough for the processor to function, the problem with the battery needs to be solved and the USB cable needs to be unplugged and plugged back in again.

11.1.3. Timers

The FSA9591 contains multiple timers to ensure that the battery is safely charged under all conditions. These timers include the dead-battery provision timer of 30 minutes, the total-charge timer of 5 to 7 hours, and the top-off timer of 30 minutes. Each timer can be enabled or disabled through I^2C register accesses. The total-charge timer value can be programmed through I^2C also.

The timers do not reset when an OVP event occurs. If V_{BAT} is above the weak-battery threshold and the baseband is active, the FSA9591 causes an interrupt when the OVP occurs and when the OVP event is disabled. This allows the baseband to control the timers based on the system needs. When OVP is detected, charging stops until the OVP event has recovered.

If V_{BAT} is below the weak-battery threshold and the dead-battery timer is active, FSA9591 takes the most conservative approach and keeps the DBP timer running when OVP is detected.

11.1.4. Thermal Regulation

The FSA9591 contains a thermal regulation loop that is enabled when the junction temperature exceeds 120°C. When this temperature is exceeded, the FSA9591 starts to regulate the current to lower the temperature. It does this by reducing the fast charge current to 90 mA (it is most likely to be in the fast charge cycle since that is when there's maximum power consumption by the linear charger), waits 1 ms, increases the current to 200 mA, waits 1ms, continues along the fast charge currents specified in the Charger Ctrl3 [FC_Current] where the wait between fast charge current steps is 1ms. This algorithm allows for the fastest recovery from a thermal regulation event while still averaging a current that keeps the temperature below 120°C.

The FSA9591 also terminates charging completely if the junction temperature exceeds 140°C. In both cases, the FSA9591 indicates which temperature event occurred via the Interrupt 1 [TREG_EN] and Interrupt 1 [TSD_EN] bits and indicates the removal of these conditions via the Interrupt2 [TREG_DIS] and Interrupt2 [TSD_DIS] bits. Temperature is continuously monitored whenever the charger is enabled.

11.1.5. OVP, OCP, VBUS_IN Regulation

The FSA9591 contains programmable over-voltage protection (OVP) on VBUS_IN, ranging from 6.5 V to 8.0 V, as specified in the Charger Ctrl2 [OVP_Threshold] bits with the default setting of 7 V. If OVP is detected, the FSA9591 terminates charging functionality if charging is active when OVP is detected. The FSA9591 interrupts the processor when the OVP event via the Interrupt 1[OVP_EN] bit is detected and when the OVP event is removed via the Interrupt 1[OVP_DIS] bit. The FSA9591 VBUS IN can tolerate voltages up to 28 V to handle the worstcase automotive scenarios for USB VBUS voltage.

 V_{BUS} in is typically 5 V \pm 5-10%, depending on the charging current. If the FSA9591 linear charger is programmed to a higher current than the charger can support, a V_{BUS} _{IN} control loop actively regulates the charging current to maintain at least 4.3 V (typical) on V_{BUSIN} . The FSA9591 attempts to lower the charger current to allow V_{BUS} in to recover to at least 4.3 V. In cases where the charger $V_{\text{BUS IN}}$ is not limited by the charger current, the FSA9591 attempts to lower the current until it reaches the minimum current level and then disables the charger. This V_{BUS IN} regulation loop is enabled by default and controlled by the Vbus_Reg_Dis bit in the Charger_Ctrl1 register.

If the V_{BUS} in regulation loop is disabled, the charging cycle is stopped when V_{BUS} IN falls below the V_{BUS IN} valid falling threshold of 3.5 V. Charging remains stopped until the V_{BUS} IN voltage rises above the rising $V_{BUS~IN}$ valid threshold of 3.7 V and stays above this threshold.

11.2. VICHG

The VICHG is utilized by the host system to identify the amount of current flowing through the charger FET. VICHG is enabled by writing the VICHG EN bit in the register. When disabled, VICHG has an internal pull-down of 15 kΩ. V_{ICHG} should not exceed 2.0 V when enabled.

11.3. DETBAT_N

For a typical battery pack, there is an extra terminal with a thermistor NTC resistor between this terminal and ground, which is expected to be much less than 100 kΩ. This terminal is tied to the DETBAT N pin for a system to disable the charger whenever a battery is not present. DETBAT N internally has a current source that detects the absence of any path to ground that is >100 kΩ on the DETBAT_N pin. Once a HIGH is detected on DETBAT_N, the charger is immediately disabled.

Some systems, for factory operation or other uses, may leave the charger enabled regardless of whether the battery pack is present or not. In these systems, it is expected that DETBAT_N is tied LOW — always with a resistance to ground of 10 kΩ.

11.4. RESET_N

RESET N output is used as a system-level Power-On Reset (POR) triggered when V_{DDIO} is above 1.4 V. This RESET N open-drain output is pulled-down upon FSA9591 power up and released to HIGH after 250 ms (typically from when V_{DDIO} crosses 1.4 V on its rising edge). RESET_N requires a valid V_{BAT} for RESET_N to be actively pulled LOW after power up. This is a tight threshold comparator of V_{DDIO} with a hysteresis of 200 mV to accommodate a slowly rising signal. When V_{DDIO} falls below 1.2 V, RESET N is pulled LOW again. This timing is shown in [Figure 12.](#page-15-0) RESET N is not reset on a software reset and is not intended to be a system-level reset, but a POR on VDDIO. The 250 ms timer is reset if V_{DDIO} triggers the falling-edge reset.

Figure 12. RESET_N Timing

12. Product Specifications

12.1. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Note:

10. Modified voltage requirements: voltage impulse into an open-circuit with a 1.2 µs ramp-up rate and a 50 µs ramp-down rate.

12.2. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

12.3. Switch Path DC Electrical Characteristics

Unless otherwise specified, recommended TA and TJ temperature ranges $(T_{A}=-40$ to $+85^{\circ}$ C, TJ=-40 to +125°C). All typical values are at T_A=25°C unless otherwise specified.

Notes:

11. Limits based on electrical characterization data.

12. On resistance is the voltage drop between the two terminals at the indicated current through the switch.

12.5. LDOs

Symbol	Parameter	$V_{BAT} (V)$	Conditions	$T_A = -40$ to $+85^{\circ}$ C, T _J =-40 to +125°C			Unit
				Min.	Typ.	Max.	
VLDO	LDO Output Voltage Programmable Range	3.0 to 4.4	$ILO = 300$ mA	1.8		3.6	\vee
V _{STEP}	LDO Voltage Steps	$3.0 \text{ to } 4.4$	See LDOx Ctrl [LDOx Voltage] for Exact Values		100		mV
V _{DROP}	Dropout Voltage	$3.0 \text{ to } 4.4$	$I1$ _{DO} =300 mA		250		mV
LDOMIN	Minimum Output Current	3.0 to 4.4		Ω			mA
ILDOMAX	Maximum Output Current	3.0 to 4.4		300			mA
d_{VLDOR}	Output Voltage Accuracy	3.0 to 4.4	Over Range of LDO Output Voltage at $T_A = 25^{\circ}C$	-2.0		2.0	$\%$
d_{VLDOF}	Output Voltage Accuracy Over Full Range	$3.0 \text{ to } 4.4$	Over Range of LDO Output Voltage	-3.0		3.0	$\%$
d_{LINE}	Line Regulation ⁽¹³⁾	See Conditions	$V_{BAT} = V_{LDO1(NOM)} + 0.5 V$ to 3.6 V, $ILO=1$ mA		0.15	3.00	$\%$ /V
d_{LOAD}	Load Regulation ⁽¹³⁾	3.8	$I_{LDO} = 1$ mA to 300 mA		12	70	$\mu V/mA$
ILDO SC	Maximum Current Limit	3.0 to 4.4	Short-Circuit Current Limit or Startup Peak Current		620	900	mA
PSRR	Power Supply Rejection Ratio ⁽¹³⁾	$3.0 \text{ to } 4.4$	$f=1$ kHz		50		dB
e _N	Output Noise Voltage ⁽¹³⁾	3.0 to 4.4	$f=10$ Hz to 100 kHz		100		μV_{RMS}
ton	Turn-On Time	3.0 to 4.4	From LDOx EN I ² C Command to Start Ramp, GPO[REF EN]=1		100		μs

FSA9591 - USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger **FSA9591 USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger**

Continued on the following page…

Note:

13. Limits based on electrical characterization data.

12.6. Power Path

12.7. Linear Charger

Note:

14. Limits based on electrical characterization data.

12.8. Current Consumption

FSA9591

FSA9591 - USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger

 USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger

Figure 18. Car Kit Charger and TA Timing

12.10. AC Characteristics

Unless otherwise specified: recommended T_A and T_J temperature ranges. All typical values are at $T_A=25^{\circ}$ C unless otherwise specified.

Note:

15. Limits based on electrical characterization data.

12.11. Capacitance

Note:

16. Limits based on electrical characterization data.

FSA9591

 USB Accessory Detection Switch with Integrated Lithium Ion (Li+) Linear Battery Charger

FSA9591 - USB Accessory Detection Switch with Integrated Lithium lon (Li+) Linear Battery Charger

Notes:

17. A fast-mode I²C Bus[®] device can be used in a Standard-Mode I²C Bus system, but the requirement t_{SU;DAT} ≥ 250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the I2C_SCL signal. If a device does stretch the LOW period of the I2C_SCL signal, it must output the next data bit to the I2C_SDA line $t_{r,max} + t_{SU;DAT}=1000 + 250=1250$ ns (according to the Standard-Mode I²C bus specification) before the I2C_SCL line is released.

18. C_b equals the total capacitance of one bus line in pF. If mixed with high-speed devices, faster fall times are allowed by the I^2C specification.

Figure 19. Definition of Timing for Full-Speed Mode Devices on the I2C Bus®

Table 9. I²C Slave Address

12.13. USB Eye Compliance

Figure 20. HS Pass-Through Eye Compliance Testing Input Signal

Figure 22. HS USB 2.0 Eye Compliance Test Results at Output (TA=25°C)

Figure 21. HS USB 2.0 Eye Compliance Test Results at Output (TA=85°C)

Figure 24. FS USB 2.0 Eye Compliance Test Results at Output (TA=25°C)

12.14. Programmability Tables

Register descriptions in **BOLD** reflect the default state of the register.

Table 10. Register Addresses

Notes:

19. Do not use registers that are blank.

20. Write 0 to undefined register bits.

21. Values read from undefined register bits are not defined and invalid.

Table 11. Device ID

Address: 01h

Table 12. Switch Control

Address: 02h

Reset Value: xxxx_0101

Type: Read/Write

Table 13. Interrupt 1

Address: 03h

Reset Value: 0000_0000

Type: Read/Clear

Table 14. Interrupt 2

Address: 04h

Reset Value: 000x_x0x0

Type: Read/Clear

Table 15. Interrupt Mask 1

Address: 05h

Reset Value: 0000_0000

Type: Read/Write

Table 16. Interrupt Mask 2

Address: 06h

Reset Value: 000x_x0x0

Type: Read/Write

Table 17. ADC

Address: 07h

Reset Value: xxx1_1111

Type: Read Only

Table 18. Status 1

Address: 08h

Reset Value: 1xxx_xx0x

Type: Read

Table 19. Device Type 1

Address: 09h

Reset Value: 0000_0000

Type: Read

Table 20. Device Type 2

Address: 0Ah

Reset Value: xxxx_xxx0

Type: Read

Table 21. GPO

Address: 0Bh

Reset Value: xxx0_0000

Type: Read/Write

FSA9591

Table 22. LDO1_Ctrl

Address: 0Ch

Reset Value: 01xx_0100

Type: Read/Write

Notes:

22. The FSA9591 checks the status of LDO1_EN before enabling the discharge resistors. LDO1_EN is required to be LOW before the discharge resistors are enabled.

23. It is possible to program the LDO output voltage above the V_{BAT} level; in which case, the LDO is not regulated and the performance of the LDO is compromised. This is not recommended.

Table 23. LDO2_Ctrl

Address: 0Dh

Reset Value: 01xx_0100

Type: Read/Write

Notes:

24. The FSA9591 checks the status of LDO1_EN before enabling the discharge resistors. LDO1_EN is required to be LOW before the discharge resistors are enabled.

25. It is possible to program the LDO output voltage above the V_{BAT} level; in which case, the LDO is not regulated and the performance of the LDO is compromised. This is not recommended.

Table 24. Charger Ctrl1

Address: 0Eh Reset Value: x010_1111 Type: Read/Write

Notes:

26. The top-off timer is reset if an OVP event occurs. The top-off timer is not reset if IBAT increases above EOC threshold after started. 27. Dead-battery timer starts when a charger is attached and the battery is below the weak-battery threshold. A dead-battery timeout

occurs when the timer expires and V_{BAT} is still below the weak-battery threshold.

28. The dead battery timer is not reset if an OVP event occurs.

Table 25. Charger Ctrl2

Address: 0Fh Reset Value: x000_1011 Type: Read/Write

Notes:

29. Changing the TC_TIME while the charger is active does not restart the timer and can cause an immediate timeout, depending on the current state of the timer. For example, if the timer is programmed to 7 hours (0x10) and the timer is at 6 hourrs, programming the timer to 5 hours (0x00) causes a timeout to occur.

30. The TC_TIME timer is not reset if an OVP event is detected or Vbus_in falls below the Vbus_valid threshold.

31. This threshold is checked at the completion of the dead-battery timer. If DBP_EN=1 and V_{BAT} is below the threshold, then a DBP_TO occurs.

Table 26. Charger Ctrl3

Address: 10h

Reset Value: 11xx_0101

Type: Read/Write

Table 27. Charger Ctrl4

Address: 11h

Reset Value: xxxx_0000

Type: Read/Write

Notes:

32. Setting EC_Current below 120 mA is not recommended.

33. The end-of-charge current can be set above the fast charge current. This is not recommended.

Table 28. Charger Ctrl5

Address: 12h

Reset Value: xxxx_1000

Type: Read/Write

Table 29. Manual S/W[\(34\)](#page-36-0)

Address: 13h

Reset Value: 000000x0

Type: Read/Write

Notes:

34. When switching between manual switch configurations on a single attach, the accessory must pass through an "000: Open Switch" state between configurations. Manual Modes must have an accessory attached prior to operation. The FSA9591 does not configure per the Manual Modes register if an accessory has not been previously attached.

35. In normal operation, the JIG pin is used in the logic to drive the ON_BT_UP pin. When in Manual Mode, the JIG pin is not used in the logic to drive the ON_BT_UP pin.

Table 30. Reset

Address: 14h

Reset Value: xxxx_xx00

Type: Write/Clear

Table 31. Interrupt 3

Address: 27h

Reset Value: xxxx_xx00

Type: Read/Clear

Notes:

36. VBUS_CHG interrupt is triggered every time the V_{BUS}_Valid status bit in Status 1 changes state. Typical applications have this interrupt masked prior to attach to prevent both VBUS_CHG and attach interrupt on attach. After an attach and the given accessory is detected, the application can unmask this interrupt to allow detection of powered accessories where V_{BUS} is applied after attach.

37. EOC interrupt is triggered when the EOC threshold is reached. In cases where the top-off timer is disabled, there is both a battery_charged and EOC interrupt that occur. If the top-off timer is enabled, the EOC interrupt is triggered when the top-off timer is enabled and internally masked until the top-off timer expires. This prevents multiple EOC interrupts if I_{BAT} is oscillating during the top-off time.

Table 32. Interrupt Mask 3

Address: 28h

Reset Value: xxxx_xx11

Type: Read/Write

13. Layout Guidelines

13.1. PCB Layout Guidelines for High-Speed USB Signal Integrity

- 1. Place FSA9591 as close to the USB controller as possible. Shorter traces mean less loss, less chance of picking up stray noise, and less radiated EMI.
	- a) Keep the distance between the USB controller and the device less than one inch (< 25 mm).
	- b) For best results, this distance should be <18 mm. This keeps it less than one quarter $(1/4)$ of the transmission electrical length.
- 2. Use an impedance calculator to ensure 90Ω differential impedance for DP_CON and DM_CON lines.
- 3. Select the best transmission line for the application.
	- a) For example, for a densely populated board, select an edge-coupled differential stripline.
- 4. Minimize the use of vias and keep HS USB lines on same plane in the stack.
	- a) Vias are an interruption in the impedance of the transmission line and should be avoided.
	- b) Try to avoid routing schemes that generally force the use of at least two vias: one on each end to get the signal to and from the surface.
- 5. Cross lines, only if necessary, orthogonally to avoid noise coupling (traces running in parallel couple).
- 6. If possible, separate HS USB lines with GND to improve isolation.
	- a) Routing GND, power, or components close to the transmission lines can create impedance discontinuities.
- 7. Match transmission line pairs as much as possible to improve skew performance.
- 8. Avoid sharp bends in PCB traces; a chamfer or rounding is generally preferred.
- 9. Place decoupling for power pins as close to the device as possible.
	- a) Use low-ESR capacitors for decoupling if possible.
	- b) Use a tuned PI filter to negate the effects of switching power supplies and other noise sources, if needed.

13.2. Layout for GSM / TDMA Buzz Reduction

There are two possible mechanisms for TDMA / GSM noise to negatively impact performance. The first is the result of large current draw by the phone transmitter during active signaling when the transmitter is at full or almost-full power. With the phone transmitter dumping large amounts of current in the phone GND plane; it is possible for there to be temporary voltage excursions in the GND plane if not properly designed. This noise can be coupled back through the GND plane into the FSA9591 device and, although the FSA9591 has very good isolation; if the GND noise amplitude is large enough, it can result in noise coupling to the FSA9591. The second path for GSM noise is through electromagnetic coupling onto the signal lines.

In most cases, the noise introduced as a result is on the V_{BAT} and/or GND supply rails. Following are recommendations for PCB board design that help address these two sources of TDMA / GSM noise.

- 1. Provide a wide, low-impedance GND return path to both the FSA9591 and to the power amplifier that sources the phone transmit block.
- 2. Provide separate GND connections to PCB GND plane for each device. Do not share GND return paths.
- 3. Add as large a decoupling capacitor as possible $(\geq 1 \mu)$ F) between the V_{BAT} pin and GND to shunt any power supply noise away from the FSA9591. Also add decoupling capacitance at the power amplifier *(see reference application i[n Figure 1](#page-2-0) for recommended decoupling capacitor values)*.
- 4. Add 33pF shunt capacitors on any PCB nodes with the potential to collect radiated energy from the phone transmitter.
- 5. Add a series R_{BAT} resistor prior to the decoupling capacitor on the V_{BAT} pin to attenuate noise prior to reaching the FSA9591.

Product-Specific Dimensions

FSA9591

LAND PATTERN RECOMMENDATION (NSMD PAD TYPE)

SIDE VIEWS

NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- **B. DIMENSIONS ARE IN MILLIMETERS.** C. DIMENSIONS AND TOLERANCE
- PER ASMEY14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 586 MICRONS Έ` \pm 39 MICRONS (547-625 MICRONS).
- FOR DIMENSIONS D, E, X, AND Y SEE $'\mathsf{F}$) PRODUCT DATASHEET.
- G DRAWING FILNAME: MKT-UC030ABrev1

BOTTOM VIEW

ON Semiconductor and ⊍") are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns me rights to a number of pate ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Buyer is responsible for its pro regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or
specifications can and do vary in different applications application by customerís technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification
in a foreign jurisdiction or any devices application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:** Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative