

Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an ad experson



September 2014

# FSA9591 — USB Accessory Detection Switch with Integrated Linear Battery Charger

### Features

- Detection:
  - USB Data Cable
  - UART Serial Link
  - Charger Detection (CDP, DCP)
  - Factory-Mode Cables
  - Teletype (TTY) Converter
- Linear Charger with up to 950 mA Charging Current Full-Speed and High-Speed 2.0 Compliant
- Automatic Switching with Available Interrupt
- UART: RxD & TxD
- USB: FS and HS 2.0 Compliant
- Switch Type: USB, UART

### Description

The FSA9591 is a USB accessory detection switch with an integrated lithium ion (Li+) linear battery charger. The FSA9591 is capable of detecting factory test modes, car kit type 1 and travel adapter charger, USB data port, and USB chargers. Compliant with the USB battery charging rev. 1.1 specification, the FSA9591 can detect USB Standard Downstream Ports (SDP), Dedicated Charging Ports (DCP), and Charging Downstream Ports (CDP).

The integrated linear charger uses constant current, constant voltage, and thermal control loops to charge Li+ batteries and provide protection. The FSA9591 also includes two programmable LDOs, capable of supplying 300mA each, for powering other devices in mobile phones. Battery presence detection via DETBAT\_N and charging current sensing through VICHG are also provided.  $V_{\text{BUS_IN}}$  pin can tolerate up to 28 V.

### **Applications**


- Cell Phones, Smart Phones, PDAs
- Tablets, Portable Media Players
- Gaming Devices, Digital Cameras


### **Ordering Information**

| Part Nur | nber               | Operating<br>Temperature Range | Top<br>Mark | Package  |
|----------|--------------------|--------------------------------|-------------|--|
| FSA9591L | JCX <sup>(1)</sup> | -40 to +85°C                   | NT          | 30-Lead WLCSP (2.38 mm x 1.98 mm x 0.625 mm, 0.4 mm Pitch) |

Note:

1. Includes backside lamination.





| Name                | Ball          | Туре        | Default<br>State   | Description  |  |  |  |  |  |
|---------------------|---------------|-------------|--------------------|--|--|--|--|--|--|
| USB Interfa         | USB Interface |             |                    |  |  |  |  |  |  |
| DP_HOST             | C1            | Signal Path | Open               | D+ signal switch path; dedicated USB port to be connected to the USB transceiver on the phone                                |  |  |  |  |  |
| DM_HOST             | B1            | Signal Path | Open               | D- signal switch path; dedicated USB port to be connected to the USB transceiver on the phone                                |  |  |  |  |  |
| UART Inter          | ace           |             |                    |  |  |  |  |  |  |
| TxD_HOST            | B2            | Signal Path | Open               | Transmitter (Tx) switch path from UART on the phone to the D- pin of the USB connector                                       |  |  |  |  |  |
| RxD_HOST            | C2            | Signal Path | Open               | Receiver (Rx) switch path from UART on the phone to the D+ pin of the USB connector  |  |  |  |  |  |
| Connector I         | nterfac       | 9           |                    |  |  |  |  |  |  |
| GND                 | F3            | Ground      | N/A                | Ground   |  |  |  |  |  |
| ID_CON              | A1            | Signal Path | Pull-Up<br>Current | Connected to the USB connector ID pin and used for detecting accessories   |  |  |  |  |  |
| DP_CON              | A2            | Signal Path | Open               | Connected to the USB connector D+ pin; depending on the signaling mode, this pin can be switched to DP_HOST or RxD_HOST pins |  |  |  |  |  |
| DM_CON              | A3            | Signal Path | Open               | Connected to the USB connector D- pin; depending on the signaling mode, this pin can switched to DM_HOST or TxD_HOST pins    |  |  |  |  |  |
| V <sub>BUS_IN</sub> | A4            | Power Path  | N/A                | Input voltage supply pin to be connected to the VBUS pin of the USB connector  |  |  |  |  |  |

| Name              | Ball  | Туре                                      | Default<br>State |  |                                | Descripti                                  | on          |                  |                     |
|-------------------|-------|---|------------------|--|--------------------------------|--|-------------|------------------|---------------------|
| Power Inter       |       |   |                  |  | 2011                           |  |             |                  |                     |
|                   | E1    | Power                                     | N/A              | , , , , , , , , , , , , , , , , , , ,  | I <sup>2</sup> C interface I/O |  |             |                  |                     |
| V <sub>BAT</sub>  | B5,C5 | Power Path                                | N/A              | -  |                                | hip supply pin to                          | be connec   | ted to mobile p  | phone ba            |
| V <sub>LDO1</sub> | E5    | Power                                     | Hi-Z             |  | ble first LDO regu             | •  |             |                  |                     |
| V <sub>LDO2</sub> | F5    | Power                                     | Hi-Z             | -  | ble second LDO                 |  |             | avinavna of 1 m  | A                   |
| V <sub>REF</sub>  | F4    | Power                                     | Hi-Z             | load. Needs  | to be enabled fo               | ternal use. Can our LDO operation.         |             |                  |                     |
| CHG_CAP           | A5    | Power                                     | Hi-Z             | circuitry (0.1   | µF typical value               | ,  |             |                  |                     |
| V <sub>ICHG</sub> | D3    | Power                                     | Hi-Z             | Analog sign  | al proportional to             | the charging cur                           | rent flowin | g to battery fro | m V <sub>BUS_</sub> |
| Other Inter       | ace   |   | 1                |  |                                |  |             |                  |                     |
| JIG               | D2    | Open-Drain<br>Output (V <sub>DDIO</sub> ) | Hi-Z             | Output control signal driven by the FSA9591 and used by the processor for factory test modes (active LOW open drain output)  |                                |  |             |                  |                     |
| ON_KEY_N          | D4    | Input<br>(Comparator)                     | N/A              | Input that indicates whether the phone ON key has been pressed (active LOW)  |                                |  |             |                  |                     |
|                   |       |   |                  | Switch connected to the V2_3 pin to boot up the processor during factory mode or when the ON_KEY_N signal is asserted  |                                |  |             |                  |                     |
|                   |       |   |                  |  | VBUS                           | ON_KEY_N                                   | JIG         | ON_BT_UP =       |                     |
|                   | B3    | Switched Path                             |                  |  | Valid VBUS                     | х  | х           | V2_3             |                     |
| ON_BT_UP          |       | Hi-Z                                      |                  | LOW  | LOW                            | х  | <br>V2_3    |                  |                     |
|                   |       |   |                  |  | LOW                            | HIGH                                       | LOW         | <br>V2_3         |                     |
|                   |       |   |                  |  | LOW                            | HIGH                                       | Hi-Z        | Hi-Z             |                     |
|                   |       |   |                  |  |                                |  |             |                  |                     |
| V2_3              | C3    | Switched Path                             | Hi-Z             | Pin switched<br>description)   | d to ON_BT_UP1                 | for realizing ON_I                         | BT_UP fui   | nctionality (see | ON_BT               |
|                   |       |   |                  |  |                                | v signal from a hig<br>or key matrix circu |             |                  |                     |
|                   |       |   |                  | ciobod owite   | V <sub>BAT</sub>               | ON_KEY_I                                   |             | LMx/ROWx         |                     |
| COLMx             | C4    | Switched Path                             | Hi-Z             |  | LOW                            | X  |             | OPEN             |                     |
|                   |       |   |                  |  | VALID                          | HIGH                                       |             | OPEN             |                     |
|                   |       |   |                  |  | VALID                          | LOW  |             | SHORT            |                     |
|                   |       |   |                  |  |                                |  |             |                  | - 14                |
|                   |       |   |                  |  | e processor key n              | nal from a high-v<br>natrix circuitry. Sv  | witches to  | COLMx.           | onage c             |
| ROWx              | B4    | Switched Path                             | Hi-Z             |  | V <sub>BAT</sub>               | ON_KEY_I                                   |             | LMx/ROWx         |                     |
| ROWX              | D4    | Switched Path                             |                  |  | LOW                            | Х  |             | OPEN             |                     |
|                   |       |   |                  |  | VALID                          | HIGH                                       |             | OPEN             |                     |
|                   |       |   |                  |  | VALID                          | LOW  |             | SHORT            |                     |
| RESET_N           | F1    | Open-Drain<br>Output (V <sub>DDIO</sub> ) | N/A              |  |                                | ocessor with dete<br>alling edge and th    |             |                  |                     |
| GPO1              | E3    | Output (V <sub>DDIO</sub> )               | N/A              |  |                                | programmed from<br>ased on the regist      |             |                  |                     |
| GPO2              | E4    | Output (V <sub>DDIO</sub> )               | N/A              |  |                                | tput programmed<br>in based on the re      |             |                  |                     |
| DETBAT_N          | D5    | Input<br>(Comparator)                     | N/A              | can be push/pull or open drain based on the register bit GPO [GPO2_OD].<br>Detect battery input to determine the battery presence in the phone;<br>DETBAT_N=HIGH when battery is not present.<br>DETBAT_N=LOW when battery is present or when charger is enabled, regardless<br>of battery presence. Internally pulled up. |                                |  |             |                  |                     |

| Name                       | Name Ball Type Default<br>State |  | Default<br>State | Description  |
|----------------------------|---------------------------------|--|------------------|--|
| I <sup>2</sup> C Interface |                                 | 1                                      |                  |  |
| I2C_SCL                    | F2                              | Input (V <sub>DDIO</sub> )             | N/A              | I <sup>2</sup> C serial clock signal to be connected to the phone-based I <sup>2</sup> C master  |
| I2C_SDA                    | E2                              | Open-Drain I/O<br>(V <sub>DDIO</sub> ) | Hi-Z             | $I^2C$ serial data signal to be connected to the phone-based $I^2C$ master   |
| INT_N                      | D1                              | CMOS Output<br>(V <sub>DDIO</sub> )    | Low              | Interrupt active LOW output used to prompt the phone baseband processor to read the I <sup>2</sup> C register bits or indicate a change in ID_CON pin status or accessories' attach status |

### 1. Functionality

The FSA9591 is USB port accessory detector and switch with integrated 28 V over-voltage tolerance. Fully controlled using I<sup>2</sup>C, FSA9591 enables high-speed USB 2.0 Standard Downstream Port (SDP), USB Charging Downstream Port (CDP) battery charger, USB Dedicated Charging Port (DCP) charger data cables to use a common connector micro or mini USB 2.0 port. Factory-mode cables can be detected and switched to use either the UART or USB data path. The FSA9591 can be programmed for manual switching or automatic switching of data paths.

### 1.1. Functional Overview

The FSA9591 is designed for minimal software requirements for proper operation. The flow diagram in Figure 4 walks through the fundamental steps of operation and contains references to more detailed information.

| Flow Diagram   | State                      | Datasheet<br>Section | Description   |
|--|----------------------------|----------------------|---|
| Power-up &   | Power-Up & Reset           | Section 2            | Applies power to the device and resets state of the device  |
| Reset  | I <sup>2</sup> C           | Section 3            | Communication with device through I <sup>2</sup> C  |
| I <sup>2</sup> C   | Configuration              | Section 4            | Configures the device using I <sup>2</sup> C and the internal registers (which can be bypassed during power-up) |
| Configuration  | Detection                  | Section 5            | Manages accessory detection, including attachment and detachment  |
| Accessory  | Processor<br>Communication | Section 1            | How the detection of the accessory is indicated the processor   |
| Plug-in<br>Detection<br>Processor<br>Communication<br>Switch<br>Configuration<br>Active Signals<br>Accessory<br>Detached | Switch Configuration       | Section 7            | Configuration of switches based on detection  |
|  |                            |                      |   |

### 2. Power-Up & Reset

The FSA9591 does not need special power sequencing for correct operation. The main power for accessory detection is provided by  $V_{BAT}$  only.  $V_{DDIO}$  is only used for  $I^2C$  interface and interrupt processing. The linear charger power is provided by  $V_{BUS\ IN}$ .

Table 1 summarizes the enabled features of each power state. The valid voltages levels for each power supply can be found in Section 12.2

### Table 1. Power States Summary

|                              |                           |   |                            | Enabled Functionality   |                         |          |     |  |  |  |
|------------------------------|---------------------------|---|----------------------------|---|-------------------------|----------|-----|--|--|--|
| Valid<br>V <sub>BUS_IN</sub> | Valid<br>V <sub>BAT</sub> | $\begin{array}{c} \text{Valid} \\ \text{V}_{\text{DDIO}}^{(2)} \end{array}$ | Power State                | Processor<br>Communication<br>(I <sup>2</sup> C & Interrupts) | Detection/<br>Switching | Charging | LDO |  |  |  |
| N                            | Ν                         | Ν   | Power Down                 |   | NO                      |          |     |  |  |  |
| N                            | Ν                         | Y <sup>(3)</sup>  | Not Typical                |   | Illegal State           |          |     |  |  |  |
| Ν                            | Y                         | Ν   | Detection/Switching Active | NO  | YES                     | NO       | YES |  |  |  |
| N                            | Υ                         | Y   | Detection/Switching Active | YES   | YES                     | NO       | YES |  |  |  |
| Y                            | Ν                         | N   | Charging Only              | NO  | NO                      | YES      | NO  |  |  |  |
| Y                            | Ν                         | Y <sup>(3)</sup>  | Not Typical                | NO  | NO                      | YES      | NO  |  |  |  |
| Y                            | Υ                         | N   | Powered On State           | NO  | YES                     | YES      | YES |  |  |  |
| Y                            | Y                         | Y   | Powered On State           | YES   | YES                     | YES      | YES |  |  |  |

### Notes:

2. V<sub>DDIO</sub> is expected to be the same supply used by the baseband I/Os.

3. Typically  $V_{DDIO}$  is only present when  $V_{BAT}$  is valid.

4. X=Don't care.

### 2.1. Reset

When the device is reset, all the registers are initialized to the default values shown in Section 12.14 and all switch paths are open. After reset or power up, FSA9591 enters Standby Mode and is ready to detect accessories sensed on the  $V_{\text{BUS}\_\text{IN}}$  or ID\_CON pins.

### 2.1.1. Hardware Reset

Power-On Reset (POR) is caused by the initial rising edge of  $V_{\text{BAT}}$  or  $V_{\text{BUS_IN.}}$ 

### 2.1.2. Software Reset

The device can be reset through software by writing to the Reset bit in the Register (1BH).

### 3. I<sup>2</sup>C

The FSA9591 integrates a full fast-mode  $\rm I^2C$  slave controller compliant with the  $\rm I^2C$  specification version 2.1. The FSA9591  $\rm I^2C$  interface runs up to 400 kHz.

The slave address is shown in Table 2. Status information and configuration occurs via the  $I^2C$  interface. *Please see Section* 12.12 for more information.

### Table 2. I<sup>2</sup>C Slave Address




Figure 6. I<sup>2</sup>C Read Sequence

### Legend

1.

a.

| From Master to Slave | S | Start Condition       | NA | NOT Acknowledge (SDA HIGH) | RD | Read=1         |
|----------------------|---|-----------------------|----|----------------------------|----|----------------|
| From Slave to Master | Α | Acknowledge (SDA LOW) | WR | Write=0                    | Р  | Stop Condition |

### 4. Configuration

switching modes.

FSA9591 requires minimal configuration for proper detection, charging and reporting. Follow these steps for full configuration:

register (13h) to configure switches.

Write Control register (02h) to configure manual or automatic

If using manual switching modes, write Manual SW 1

2. Write Control register (02h) to clear INT Mask bit. This enables interrupts to the baseband.

The linear charger defaults to automatic charging at either 90mA or 450mA based on the accessory that was detected.

© 2011 Fairchild Semiconductor Corporation FSA9591 • Rev. 1.0.2

### 5. Detection

The FSA9591 monitors both  $V_{\text{BUS}\_IN}$  and ID\_CON to detect accessories. The ID\_CON detection is a "resistive detection" that reads the resistance to GND on the ID\_CON pin to determine the accessory attached. Table 3 shows assignment of accessories based on resistor values. FSA9591 can also detect accessories

with ID resistances outside the specified ranges; these are detected in the same manner as the defined accessories. FSA9591 interrupts the baseband processor and provides the correct ADC value, as shown in Table 3.

|    | AI        | DC Co    | de     |     | I        | Equivalent R <sub>ID</sub> | (6)          | - Description                                 |
|----|-----------|----------|--------|-----|----------|----------------------------|--------------|---|
| 4  | 3         | 2        | 1      | 0   | Min.     | Target                     | Max.         | Description                                   |
| 1  | 0         | 1        | 0      | 1   | 117.4 kΩ | 121 kΩ                     | 124.6 kΩ     | Unknown Accessory                             |
| 1  | 0         | 1        | 1      | 0   | 145.5 kΩ | 150 kΩ                     | 154.5 kΩ     | Unknown Accessory                             |
| 1  | 0         | 1        | 1      | 1   | 176.4 kΩ | 200 kΩ <sup>(5)</sup>      | 206.0 kΩ     | Travel Adapter (TA) or Car Kit Type 1 Charger |
| 1  | 1         | 0        | 0      | 0   | 247.3 kΩ | 255 kΩ                     | 262.7 kΩ     | Factory Mode Boot OFF-USB                     |
| 1  | 1         | 0        | 0      | 1   | 291.9 kΩ | 301 kΩ                     | 310.1 kΩ     | Factory Mode Boot ON-USB                      |
| 1  | 1         | 0        | 1      | 0   | 354.0 kΩ | 365 kΩ                     | 375.9 kΩ     | Unknown Accessory                             |
| 1  | 1         | 0        | 1      | 1   | 428.7 kΩ | 442 kΩ <sup>(5)</sup>      | 455.3 kΩ     | Unknown Accessory                             |
| 1  | 1         | 1        | 0      | 0   | 507.3 kΩ | 523 kΩ                     | 538.7 kΩ     | Factory Mode Boot OFF-UART                    |
| 1  | 1         | 1        | 0      | 1   | 600.4 kΩ | 619 kΩ                     | 637.6 kΩ     | Factory Mode Boot ON-UART                     |
| 1  | 1         | 1        | 1      | 0   | 750.0 kΩ | 1000 kΩ                    | 1030.0 kΩ    | Unknown Accessory                             |
| No | ot 'h1F c | or any c | ode ab | ove | 3 MΩ     | None of the a              | above ranges | Unknown Accessory                             |

### Table 3. ID\_CON Accessory Detection

### Note:

5. These accessories need V<sub>BUS</sub> to be valid to be detected since they are charger accessories.

6. For resistances between the defined regions, the FSA9591 detects the ADC value above OR below the given resistance.


Factory modes are initiated with the attachment of special test hardware, called a "JIG box," for factory testing. The FSA9591 automatically configures switch paths to any of the factory-mode accessories when the appropriate resistor is sensed on the ID\_CON pin. A change of resistor on the ID\_CON pin dynamically switches between factory modes and autoconfigures the appropriate switch paths without detaching and attaching the cable.


The different factory mode accessories with the associated resistor values (1% standard resistors) on the ID\_CON pin and The switch paths for factory modes are listed in Table 4. The FSA9591 allows HS USB, FS USB, and UART signals to be passed on both ports with equal performance. This allows greater flexibility when designing with the FSA9591.

### Table 4. ID\_CON Factory Cable Detection

| Configuration Type     |          | DP_CON   | DM_CON   |        | ID_CON |        |
|------------------------|----------|----------|----------|--------|--------|--------|
| Factory Mode Jig: UART | Boot_On  | DP_HOST1 | DM_HOST1 | 600 kΩ | 619 kΩ | 637 kΩ |
| Factory mode Jig. OAN  | Boot_Off | DP_HOST1 | DM_HOST1 | 507 kΩ | 523 kΩ | 538 kΩ |
| Factory Mode Jig: USB  | Boot_On  | DP_Host  | DM_Host  | 292 kΩ | 301 kΩ | 310 kΩ |
| Factory Mode Jig. USB  | Boot_Off | DP_Host  | DM_Host  | 247 kΩ | 255 kΩ | 262 kΩ |

The FSA9591 detection algorithms monitor both the  $V_{BUS}$  and ID pins of the USB interface. Based on the detection results, multiple registers are updated and the INTB pin is asserted to indicate to the baseband processor that an accessory was detected and to read the registers for the complete information. The detection algorithm allows the application to control the timing of the detection algorithm and the configuration of the internal switches. The flow diagram in Figure 8 shows the operation of the detection algorithm.





### 5.1. USB Port Detection

The types of USB 2.0 ports the FSA9591 can detect are summarized in Table 5.

|  |                     | —                    |                      |          |            |          |  |  |
|--|---------------------|----------------------|----------------------|----------|------------|----------|--|--|
|  | V <sub>BUS_IN</sub> | DP CON               | DM CON               | ID_CON   | Resistance | e to GND | Accessory Detected <sup>(8)</sup>  |  |
|  |                     | DP_CON               |                      | Min.     | Тур.       | Max.     | Accessory Detected   |  |
|  | 5V                  | Not Checked          | Not Checked          | 174.6 kΩ | 200 kΩ     | 206 kΩ   | TA (Travel Adapter) Charger (180 k $\Omega$ ) and Car Kit Charger Type 1 only (200 k $\Omega$ ) <sup>(9)</sup> |  |
|  | 5V                  | Shorted to<br>DM_CON | Shorted to<br>DP_CON | 3 ΜΩ     | Open       | Open     | USB Dedicated Charging Port, Travel Adapter or Dedicated Charger (DCP) <sup>(9)</sup>                          |  |
|  | 5V                  | DP_HOST              | DM_HOST              | 3 MΩ     | Open       | Open     | USB Charging Downstream Port (CDP) <sup>(9)</sup>  |  |
|  | 5V                  | DP_HOST              | DM_HOST              | 3 MΩ     | Open       | Open     | USB Standard Downstream Port (SDP) <sup>(9)</sup>  |  |

### Table 5. ID\_CON and VBUS Detection Table for USB Devices

Notes:

8. The accessory type is reported in the Device Type 1 (0Ah) register for each valid accessory detected.

9. The FSA9591 follows the battery charging 1.1 specification, which uses DP\_CON and DM\_CON to determine the USB accessory attached. *Refer to Battery Charging 1.1 specification for further details.* 

For SDP and CDP USB accessories, the following pin mapping is automatically configured:

- DP\_HOST=DP\_CON
- DM\_HOST=DM\_CON

For DCP charger, the DP\_HOST and DM\_HOST switches are open. For all USB accessories, V<sub>BUS\_IN</sub> has Over-Voltage Tolerance (OVT) up to 28 V.

### 6. Processor Communication

Typical communication steps between the processor and the FSA9591 during accessory detection are:

- 1. INTB is asserted LOW, indicating a change in accessory detection.
- 2. Processor reads the Interrupt 1 (03h) register to determine if an attach or detach event was detected.
- 3. Processor reads the Status registers to determine the exact accessory detected.
  - a. Device Type 1 (09h): Indicates which USB, Car Kit CDP, or DCP accessory was detected.
  - b. Device Type 2 (0Ah): Indicates which factory mode or unknown accessory was detected.

### 7. Switch Configuration

FSA9591 devices have two methods of configuring the internal switches: it can auto-configure the switches or the switches can be configured manually by the processor. Typical applications use Auto-Configuration Mode and do not require interaction with the baseband to configure the switches correctly.

### 7.1. Manual Switching

Manual switching is enabled by writing the following registers:

 Manual Switch (13h): Configures the switches for DM\_CON and DP\_CON in addition to manual control of the JIG output.

### 8. GPOs

The FSA9591 has two general-purpose outputs (GPOs) that typically turn on the functionality powered by the LDOs. The default state for the GPOs is push-pull outputs with GPO1\_OD and GPO2\_OD set LOW. If open-drain outputs are required, GPO1\_OD and GPO2\_OD should be set HIGH.

### 9. LDOs

The two Low Drop Out (LDO) regulators, which are powered from  $V_{BAT}$ , are programmable from 1.8 V to 3.6 V in increments of 100 mV. A 0.6 V reference on VREF must be enabled by writing the register bit GPO[REF\_EN] to turn it on. This reference needs to turn on at least 20ms prior to the LDOs turning on to allow time to stabilize the reference if 0.1 nF bypass capacitance is used.

### 10. ON\_KEY Keypad Functionality

The functionality of ON\_BT\_UP is described in Table 6.


### Table 6. ON\_KEY\_N and ON\_BT\_UP Truth Table

| VBUS       | ON_KEY_N | JIG  | ON_BT_UP |  |  |  |  |  |  |
|------------|----------|------|----------|--|--|--|--|--|--|
| Valid VBUS | Х        | Х    | V2_3     |  |  |  |  |  |  |
| LOW        | LOW      | Х    | V2_3     |  |  |  |  |  |  |
| LOW        | HIGH     | LOW  | V2_3     |  |  |  |  |  |  |
| LOW        | HIGH     | Hi-Z | Hi-Z     |  |  |  |  |  |  |

How to translate ON\_KEY\_N to a position in the row and column matrix of the processor keypad is shown in Figure 9.

12







This is the way the FSA9591 translates the ON\_KEY\_N pin, where the COLMx and ROWx create a virtual button that would have occupied the missing BBk2 switch in the matrix above. Internal to the FSA9591, there is an analog switch that connects COLMx to ROWx based on ON\_KEY\_N as outlined in Table 7. With ON\_KEY\_N pulled HIGH to V<sub>BAT</sub>, a valid V<sub>BAT</sub> must be present for the keypad functionality to work properly.


| V <sub>BAT</sub> | ON_KEY_N | COLMx/ROWx |  |  |
|------------------|----------|------------|--|--|
| LOW              | Х        | OPEN       |  |  |
| VALID            | HIGH     | OPEN       |  |  |
| VALID            | LOW      | SHORT      |  |  |
|                  |          |            |  |  |

### Table 7. COLMx/ROWx Truth Table

### 11. Linear Charger

### 11.1. Charging

Figure 10 shows the different stages of the Li+ linear charger when a charger is connected to the USB pins and a battery is present and discharged below 2.5 V. Generally, the pregualification (called "PRE-CHARGE" in Figure 10) stage is when the battery voltage is below 2.5 V when an I<sub>SHORT</sub> current of 90 mA charges the battery to V<sub>SHORT</sub> voltage of 2.5 V. Then the Fast Charge stage starts if a battery charger is detected and the current is increased considerably to a programmable  $I_{\text{OCHARGE}}$  level ("CURRENT REGULATION" in Figure 10). The battery voltage climbs quickly based on the drop caused by the current across the load elements of the battery. Then the voltage climbs linearly until the constant voltage stage is reached at the programmable voltage of V<sub>OREG</sub>. The current is monitored during this stage ("VOLTAGE REGULATION" in the figure) and, when it reaches the end of current ITERM, charging either halts or progresses to the top off charging if enabled.



### Figure 10. Default Charging Profile

### 11.1.1. Pre-Qualification Charging Stage

A typical battery has a protection circuit within the battery pack to disconnect the terminals below 2.7 V external to the FSA9591. If it gets below 2.7 V, the battery pack terminals are disconnected externally with the load switch within the battery pack, causing battery voltage  $V_{BAT}$  to decay quickly to ground since all that is holding  $V_{BAT}$  up is the decoupling capacitors externally. Another way that  $V_{BAT}$  can get so low is if  $V_{BAT}$  is shorted to ground accidentally. Both of these occurrences are very rare in a typical system since a dead battery is typically above 3 V and only goes below 3V over a long period of time via leakage.

When VBUS\_IN is first detected as being within its valid range, two timers are started, a 30-minute timer for the dead battery provision (if that is enabled) via the Charger Ctrl1[DBP\_EN] bit (enabled by default since the processor is usually not operating at this low battery voltage range) and a programmable timer for total charging elapsed time enabled (enabled by default as a 5-hour timer via the Charger Ctrl1 [TC\_EN] and Charger Ctrl1 [TC\_Time] bits).

The linear charger is expected to always take its power from VBUS\_IN while monitoring  $V_{BAT}$  to determine the optimal charging profile for the shortest charging cycle.

If VBUS\_IN is detected when V<sub>BAT</sub> is below 2.5 V, a charging current of 90mA is used to trickle charge the battery. If it is not a short circuit, V<sub>BAT</sub> should recover very quickly above 2.5 V since it is only charging decoupling capacitors. V<sub>DDIO</sub> and V<sub>BAT</sub> are below the operational voltage of the detection portion, so detection is not performed, nor does FSA9591 communicate over the  $I^2C$  lines as the linear charger charges the battery above the prequalification stage.

If there is a short circuit and the charger Ctrl1 [DBP\_EN] bit is enabled (default case), the timer continues up to 30 minutes and expires, shutting down the charger. This limits the short-circuit current of 90mA to be drawn only for 30 minutes. The only way to recover from this fault condition is to remove the short circuit. If the short circuit is not removed, detaching and re-attaching the charger restarts the dead battery provision timer for another 30 minutes before shutting off again.

### 11.1.2. Constant Current/Constant Voltage Charging Stage

In this stage,  $V_{BAT}$  is above the pre-qualification voltage of 2.5 V, but below the programmed Charger Ctrl5 [CV\_Voltage] value. The charger detection interrogates the DP\_CON, DM\_CON, and ID\_CON lines to determine if a Dedicated Charger Port (DCP), Charging Downstream Port (CDP), car kit charger (200 k $\Omega$  on ID\_CON), or a Travel Adapter (T<sub>A</sub>, 180 k $\Omega$  on ID\_CON) has been detected. If a charger is detected, the default charging current stays at the fast charge current of 450 mA (default) specified in Charger Ctrl3 [FC\_Current] bits. Soft-start techniques are used to gradually increase current to minimize undesirable transients. If a charger is not detected and a USB Standard Downstream Port (SDP) is detected, the fast charge current drops to 90 mA like the pre-qualification current and continues to charge up the battery. This is summarized in Table 8.

|             | ant onlargi | ng canonto                   |                        |
|-------------|-------------|------------------------------|------------------------|
| FC_Override | Auto_FC     | Accessory<br>Detected        | Fast Charge<br>Current |
| 1           | Х           | Х                            | FC_Current             |
| 0           | 0           | Х                            | 90 mA                  |
| 0           | 1           | CDP / DCP/<br>Car Kit Type 1 | FC_Current             |
| 0           | 1           | SDP / Unknown /<br>Factory   | 90mA                   |

### Table 8. Default Charging Currents

Thermal issues are also considered (see Thermal Regulation section below) since this is the stage when there is the maximum voltage difference between V<sub>BUS IN</sub> and V<sub>BAT</sub>. Similar to the prequalification stage, communication with the baseband is not possible, at least initially, when V<sub>BAT</sub> is between 2.5 V and the weak-battery threshold (Charger Ctrl2 [WB Threshold]) so the FSA9591 must be able to charge the battery properly without interaction with the baseband. The 30-minute dead-battery provision timer continues during this stage. When this timer expires and V<sub>BAT</sub> does not exceed the weak battery threshold, the charger is disabled in compliance with the Battery Charging USB specifications for Dead Battery Provision (DBP). If the processor wakes up prior to the weak-battery threshold, it can change the weak-battery threshold via the Charger Ctrl2 [WB Threshold] bits to a value consistent with actual wake up voltage and/or disable the dead battery timer via the Charger Ctrl1 [DBP EN] bit.

Beyond the weak-battery threshold, the processor is expected to be up and controlling the charging process. The constant current is expected to be increased to match the battery charge capacity and the timers for total elapsed charging time can be changed accordingly. The constant voltage threshold is also expected to be set based on battery type and battery temperature, which should be monitored by the processor via separate controls. Thermal regulation within the FSA9591 may have little correlation to the battery temperature since the heat dissipation of the PCB that the FSA9591 is soldered to may be completely different from the heat dissipation within the battery pack.

When the programmed constant voltage threshold (programmed by Charger Ctrl5[CV\_Voltage] bits) is approached, the fast charging current loop is gradually changed to a constant voltage loop where the current is allowed to decay. Charging continues until the end of charge current (set by Charger Ctrl4 [EC\_Current] bits) is crossed.

If the top-off timer (set by Charger Ctrl1 [TopOff\_EN] bit) is disabled and Charger Ctrl1 [AutoStop] bit is set, all charging stops and the charger monitors  $V_{BAT}$ . If  $V_{BAT}$  falls 150 mV below the programmed constant voltage, the fast charge charging cycle starts again. A debounce time of 60 ms prior to restarting this cycle prevents glitches or temporary GSM current load of up to 2 A for <1 ms. If the top-off timer is enabled and the AutoStop bit is set; for 30 minutes after the end of charge current threshold has been crossed, the constant voltage charge cycle continues. After that, all charging is stopped and V<sub>BAT</sub> is monitored again for a drop of 150 mV. If the Charger Ctrl1 [AutoStop] bit is not set, the constant voltage state is never left and the charger keeps trickle charging the battery to keep the voltage at the programmed Charger Ctrl5 [CV\_Voltage] voltage.

The FSA9591 maintains this constant voltage with  $\pm 0.5\%$  at room temperature to ensure optimal battery performance. The timer measuring the total charging elapsed time continues until the end of charge current threshold is crossed and does not include the top-off timer. If the total time exceeds the time in the Charger Ctrl2 [TC\_Time] bits, charging is stopped and the processor (if the voltage is high enough for the processor to function) can interrogate the source of the problem, correct it, then disables and re-enables the charger again to restart charging. If the voltage is not high enough for the processor to function, the problem with the battery needs to be solved and the USB cable needs to be unplugged and plugged back in again.

### 11.1.3. Timers

The FSA9591 contains multiple timers to ensure that the battery is safely charged under all conditions. These timers include the dead-battery provision timer of 30 minutes, the total-charge timer of 5 to 7 hours, and the top-off timer of 30 minutes. Each timer can be enabled or disabled through  $I^2C$  register accesses. The total-charge timer value can be programmed through  $I^2C$  also.

The timers do not reset when an OVP event occurs. If  $V_{\text{BAT}}$  is above the weak-battery threshold and the baseband is active, the FSA9591 causes an interrupt when the OVP occurs and when the OVP event is disabled. This allows the baseband to control the timers based on the system needs. When OVP is detected, charging stops until the OVP event has recovered.

If  $V_{BAT}$  is below the weak-battery threshold and the dead-battery timer is active, FSA9591 takes the most conservative approach and keeps the DBP timer running when OVP is detected.

### 11.1.4. Thermal Regulation

The FSA9591 contains a thermal regulation loop that is enabled when the junction temperature exceeds 120°C. When this temperature is exceeded, the FSA9591 starts to regulate the current to lower the temperature. It does this by reducing the fast charge current to 90 mA (it is most likely to be in the fast charge cycle since that is when there's maximum power consumption by the linear charger), waits 1 ms, increases the current to 200 mA, waits 1ms, continues along the fast charge currents specified in the Charger Ctrl3 [FC\_Current] where the wait between fast charge current steps is 1ms. This algorithm allows for the fastest recovery from a thermal regulation event while still averaging a current that keeps the temperature below 120°C.

The FSA9591 also terminates charging completely if the junction temperature exceeds 140°C. In both cases, the FSA9591 indicates which temperature event occurred via the Interrupt 1 [TREG\_EN] and Interrupt 1 [TSD\_EN] bits and indicates the removal of these conditions via the Interrupt2 [TREG\_DIS] and Interrupt2 [TSD\_DIS] bits. Temperature is continuously monitored whenever the charger is enabled.

### 11.1.5. OVP, OCP, VBUS\_IN Regulation


The FSA9591 contains programmable over-voltage protection (OVP) on VBUS\_IN, ranging from 6.5 V to 8.0 V, as specified in the Charger Ctrl2 [OVP\_Threshold] bits with the default setting of 7 V. If OVP is detected, the FSA9591 terminates charging functionality if charging is active when OVP is detected. The FSA9591 interrupts the processor when the OVP event via the Interrupt 1[OVP\_EN] bit is detected and when the OVP event is removed via the Interrupt 1[OVP\_DIS] bit. The FSA9591 VBUS\_IN can tolerate voltages up to 28 V to handle the worst-case automotive scenarios for USB VBUS voltage.

 $V_{BUS\_IN}$  is typically 5 V ±5-10%, depending on the charging current. If the FSA9591 linear charger is programmed to a higher current than the charger can support, a  $V_{BUS\_IN}$  control loop actively regulates the charging current to maintain at least 4.3 V (typical) on  $V_{BUS\_IN}$ . The FSA9591 attempts to lower the charger current to allow  $V_{BUS\_IN}$  to recover to at least 4.3 V. In cases where the charger  $V_{BUS\_IN}$  is not limited by the charger current, the FSA9591 attempts to lower the current until it reaches the minimum current level and then disables the charger. This  $V_{BUS\_IN}$  regulation loop is enabled by default and controlled by the Vbus\_Reg\_Dis bit in the Charger\_Ctrl1 register.

If the V<sub>BUS\_IN</sub> regulation loop is disabled, the charging cycle is stopped when V<sub>BUS\_IN</sub> falls below the V<sub>BUS\_IN</sub> valid falling threshold of 3.5 V. Charging remains stopped until the V<sub>BUS\_IN</sub> voltage rises above the rising V<sub>BUS\_IN</sub> valid threshold of 3.7 V and stays above this threshold.

### 11.2. VICHG

The VICHG is utilized by the host system to identify the amount of current flowing through the charger FET. VICHG is enabled by writing the VICHG\_EN bit in the register. When disabled, VICHG has an internal pull-down of 15 k $\Omega$ . V<sub>ICHG</sub> should not exceed 2.0 V when enabled.



### 11.3. DETBAT\_N

For a typical battery pack, there is an extra terminal with a thermistor NTC resistor between this terminal and ground, which is expected to be much less than 100 k $\Omega$ . This terminal is tied to the DETBAT\_N pin for a system to disable the charger whenever a battery is not present. DETBAT\_N internally has a current source that detects the absence of any path to ground that is >100 k $\Omega$  on the DETBAT\_N pin. Once a HIGH is detected on DETBAT\_N, the charger is immediately disabled.

Some systems, for factory operation or other uses, may leave the charger enabled regardless of whether the battery pack is present or not. In these systems, it is expected that DETBAT\_N is tied LOW — always with a resistance to ground of 10 k $\Omega$ .

### 11.4. RESET\_N

RESET\_N output is used as a system-level Power-On Reset (POR) triggered when  $V_{\text{DDIO}}$  is above 1.4 V. This RESET\_N open-drain output is pulled-down upon FSA9591 power up and released to HIGH after 250 ms (typically from when  $V_{\text{DDIO}}$  crosses 1.4 V on its rising edge). RESET\_N requires a valid  $V_{\text{BAT}}$  for RESET\_N to be actively pulled LOW after power up. This is a tight threshold comparator of  $V_{\text{DDIO}}$  with a hysteresis of 200 mV to accommodate a slowly rising signal. When  $V_{\text{DDIO}}$  falls below 1.2 V, RESET\_N is pulled LOW again. This timing is shown in Figure 12. RESET\_N is not reset on a software reset and is not intended to be a system-level reset, but a POR on VDDIO. The 250 ms timer is reset if  $V_{\text{DDIO}}$  triggers the falling-edge reset.




Figure 12. RESET\_N Timing

### 12. Product Specifications

### 12.1. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol                      |  | Parameter   |                     | Min. | Max.                   | Unit |
|-----------------------------|--|---|---------------------|------|------------------------|------|
| V <sub>BAT</sub>            | Supply Voltage from Battery              |   |                     | -0.5 | 6.0                    | V    |
| $V_{\text{BUS}\_\text{IN}}$ | Supply Voltage from USB Con              | nector  |                     | -0.5 | 28.0                   | V    |
| V <sub>DDIO</sub>           | Supply Voltage from Baseband             | nd  |                     |      | 6.0                    | V    |
| V                           | Switch I/O Voltage                       | USB   | -1.0                | 6.0  | V                      |      |
| $V_{SW}$                    | Switch I/O Voltage                       | UART  | -1.0                | 6.0  | v                      |      |
| M                           | I/O Vialtaga                             | I2C_SDA, I2C_SCL, INT_N, GI                           | PO1, GPO2, RESET_N  | -0.3 | $V_{DDIO} + 0.3$       | V    |
| V <sub>IO</sub>             | I/O Voltage                              | JIG, DETBAT_N, ON_KEY_N                               |                     | -0.3 | V <sub>BAT</sub> + 0.3 | V    |
| I <sub>IK</sub>             | Input Clamp Diode Current                |   | -50                 |      | mA                     |      |
|                             | Switch I/O Current                       | USB at T <sub>A</sub> =85°C                           |                     |      | 25                     | mA   |
| I <sub>SW</sub>             | (Continuous)                             | UART at T <sub>A</sub> =85°C                          |                     |      | 12                     | ШA   |
| ISWPEAK                     | Peak Switch Current (Pulsed a            | tch Current (Pulsed at 1ms Duration, <10% Duty Cycle) |                     |      |                        | mA   |
| T <sub>STG</sub>            | Storage Temperature Range                |   |                     | -65  | +150                   | °C   |
| TJ                          | Maximum Junction Temperatur              | е   |                     |      | +150                   | °C   |
| TL                          | Lead Temperature (Soldering,             | 10 Seconds)   |                     |      | +260                   | °C   |
|                             |  | USB Connector Pins                                    | Air Gap             | 15.0 |                        |      |
|                             | IEC 61000-4-2 System                     | (DP_CON, DM_CON, V <sub>BUS_IN</sub> , ID_CON) to GND | Contact             | 8.0  |                        |      |
| ESD                         | Linear Dark Madal JEDEO J                |   | USB Pins            | 4.0  |                        | kV   |
|                             | Human Body Model, JEDEC J                | Nodel, JEDEC JESD22-A114                              |                     | 2.0  |                        |      |
|                             | Charged Device Model, JEDEC              | JESD22-C101   | All Pins            | 1.5  |                        |      |
| Curren                      | UEC 61000 4 5 Surge Test <sup>(10)</sup> |   | V <sub>BUS_IN</sub> | 24   |                        | V    |
| Surge                       | 1EC 61000-4-5 Surge 1est                 | 61000-4-5 Surge Test <sup>(10)</sup>                  |                     | 10   |                        | v    |

Note:

10. Modified voltage requirements: voltage impulse into an open-circuit with a 1.2 µs ramp-up rate and a 50 µs ramp-down rate.

### 12.2. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol                              |  | Parameter                                | Min. | Тур. | Max. | Unit |
|-------------------------------------|--|--|------|------|------|------|
| $V_{BAT}$                           | Battery Supply Voltage                         | )  | 2.7  | 1    | 4.4  | V    |
| $V_{\text{BUSIN}_{\text{DET}}}$     | V <sub>BUS_IN</sub> Voltage for Val            | BUS_IN Voltage for Valid Detection       |      | 5.0  | 6.0  | V    |
| $V_{\text{BUSIN}\_\text{CHG}}$      | V <sub>BUS_IN</sub> Voltage for Vali           | d Charging                               | 4.35 | 5.00 | 6.00 | V    |
| $V_{\text{BUS}}$ - $V_{\text{BAT}}$ | V <sub>BUS_IN</sub> – V <sub>BAT</sub> Voltage | for Valid Charging                       | 200  |      |      | mV   |
| V <sub>DDIO</sub>                   | I/O Supply Voltage                             | O Supply Voltage                         |      | 1.8  | 3.6  | V    |
| M                                   |  | USB Path Active                          | 0    |      | 3.6  | v    |
| $V_{SW}$                            | Switch I/O Voltage                             | UART Path Active                         | 0    |      | 3.6  |      |
| <b>ID</b> CAP                       | Capacitive Load on ID                          | CON Pin for Reliable Accessory Detection |      |      | 1.0  | nF   |
| T <sub>A</sub>                      | Operating Temperature                          | e  | -40  |      | +85  | °C   |
| TJ                                  | Junction Temperature                           | unction Temperature                      |      |      | +125 | °C   |
| $\Theta_{JA}$                       | Thermal Resistance Ju                          | unction-to-Ambient                       |      | 60   |      | °C/W |

### 12.3. Switch Path DC Electrical Characteristics

Unless otherwise specified, recommended  $T_A$  and  $T_J$  temperature ranges ( $T_A$ =-40 to +85°C,  $T_J$ =-40 to +125°C). All typical values are at  $T_A$ =25°C unless otherwise specified.

| Symbol                   | Parameter  | Voltage               | Conditions                           | Min.                   | Тур.                 | Max.                  | Unit |
|--------------------------|--|-----------------------|--------------------------------------|------------------------|----------------------|-----------------------|------|
| INT_N (Pu                | sh-Pull)   | V <sub>DDIO</sub> (V) |                                      |                        |                      |                       |      |
| $V_{OH}$                 | Output High Voltage  | 1.6 to 3.6            | I <sub>OH</sub> =-3 mA               | 0.8•V <sub>DDIO</sub>  |                      |                       | V    |
| V <sub>OL</sub>          | Output Low Voltage   | 1.6 to 3.6            | I <sub>OL</sub> =3 mA                |                        |                      | 0.2•V <sub>DDIO</sub> | V    |
| JIG, RESE                | T_N (Open-Drain)   | V <sub>DDIO</sub> (V) |                                      |                        |                      | -                     |      |
| V <sub>OL</sub>          | Output Low Voltage   | 1.6 to 3.6            | I <sub>OL</sub> =3 mA                |                        |                      | 0.2•V <sub>DDIO</sub> | V    |
| RESET_N                  | Generation   | V <sub>BAT</sub> (V)  |                                      |                        |                      |                       |      |
| V <sub>RSTN</sub>        | V <sub>DDIO</sub> Threshold for Generating RESET_N Output                                      | 3.0 to 4.4            |                                      |                        | 0.2•V <sub>BAT</sub> |                       | V    |
| t <sub>RSTN</sub>        | RESET_N Active Timeout Period;<br>from V <sub>DDIO</sub> ≥1.4V to RESET_N=HIGH <sup>(11)</sup> | 3.0 to 4.4            | RST_TO=00                            | 200                    | 250                  | 300                   | ms   |
| General-P                | urpose Outputs (GPO1 and GPO2)   | V <sub>DDIO</sub> (V) |                                      |                        |                      | •                     |      |
| V <sub>OH</sub>          | Output High Voltage, GPO [GPOx_OD]=0   | 1.6 to 3.6            | I <sub>OH</sub> =-3 mA               | 0.8•V <sub>DDIO</sub>  |                      |                       | V    |
| V <sub>OL</sub>          | Output Low Voltage, GPO [GPOx_OD]=X  | 1.6 to 3.6            | I <sub>OL</sub> =3 mA                |                        |                      | 0.2•V <sub>DDIO</sub> | V    |
| Comparat                 | or Input (ON_KEY_N)  | V <sub>BAT</sub> (V)  |                                      |                        |                      | •                     |      |
| V <sub>IH</sub>          | High-Level Input Voltage   | 3.0 to 4.4            |                                      | 1.1                    |                      |                       | V    |
| VIL                      | Low-Level Input Voltage  | 3.0 to 4.4            |                                      |                        |                      | 0.4                   | V    |
| I <sup>2</sup> C Interfa | ce Pins – Fast Mode (I2C_SDA,I2C_SCL)  | V <sub>DDIO</sub> (V) |                                      |                        |                      |                       |      |
| VIL                      | Low-Level Input Voltage  | 1.6 to 3.6            |                                      |                        |                      | 0.3•V <sub>DDIO</sub> | V    |
| V <sub>IH</sub>          | High-Level Input Voltage   | 1.6 to 3.6            |                                      | 0.7•V <sub>DDIO</sub>  |                      |                       | V    |
|                          |  |                       | V <sub>DDIO</sub> >2 V               | 0.05•V <sub>DDIO</sub> |                      |                       | V    |
| V <sub>HYS</sub>         | Hysteresis of Schmitt Trigger Inputs   | 1.6 to 3.6            | V <sub>DDIO</sub> <2 V               | 0.1•V <sub>DDIO</sub>  |                      |                       | V    |
| li2C                     | Input Current of I2C_SDA and I2C_SCL Pins  | 1.6 to 3.6            | Input Voltage<br>0.26 V to<br>2.34 V | -10                    |                      | 10                    | μA   |
| N                        | Low-Level Output Voltage at 3 mA Sink Current  | 0.0 += 4.4            | V <sub>DDIO</sub> >2 V               | 0                      |                      | 0.4                   | V    |
| V <sub>OL1</sub>         | (Open-Drain)   | 3.0 to 4.4            | V <sub>DDIO</sub> <2 V               |                        |                      | $0.2V_{DDIO}$         | V    |

| Symbol                   | Parameter                                 | V <sub>BAT</sub> (V)                        | Conditions  | T <sub>A</sub> =-40 to +85°C,<br>T <sub>J</sub> =-40 to +125°C |       |       | Unit |
|--------------------------|---|---|---|--|-------|-------|------|
| -                        |   |   |   | Min.   | Тур.  | Max.  | 1    |
| I <sub>OFF</sub>         | Power-Off Leakage Current                 | 0   | All Data Ports, V <sub>SW</sub> =1 V to 4.4 V   |  |       | 10    | μA   |
| $I_{NO(OFF)}$            | Off Leakage Current                       | 4.4   | I/O pins=0.3 V, 4.1 V, or Floating  | -0.100   | 0.006 | 0.100 | μA   |
| IIDSHRT                  | Short Circuit Current <sup>(11)</sup>     | 3.0 to 4.4                                  | Current Limit if ID_CON=0 V   |  | 20    |       | μA   |
| USB Swit                 | ch ON Path                                |   |   |  |       |       |      |
| USB Anal                 | og Signal Range                           | 3.0 to 4.4                                  |   | 0  |       | 3.6   | V    |
| R <sub>ONUSB</sub> USB S | USB Switch On Resistance <sup>(12)</sup>  | th On Resistance <sup>(12)</sup> 3.0 to 4.4 | $\label{eq:stars} \begin{array}{l} \text{HS-USB V}_{\text{D+/D-}} = 0 \ \text{V}, \ 0.4 \ \text{V}, \\ \text{I}_{\text{ON}} = 8 \ \text{mA}, \end{array}$ |  | 8.0   | 16.0  | Ω    |
|                          |   |   | FS-USB V <sub>SW</sub> =0 V, 3.6 V, I <sub>ON</sub> =24 mA  |  | 11.5  | 19.0  | 1    |
| UART Sw                  | itch ON Paths                             |   |   |  |       |       |      |
| V <sub>AR</sub>          | Analog Signal Range                       | 3.0 to 4.4                                  |   | 0  |       | 3.6   | V    |
| D                        | UART Switch On Resistance <sup>(12)</sup> | 2 0 to 1 1                                  | HS-USB $V_{D+/D}=0$ V, 0.4 V, I <sub>ON</sub> =8 mA   |  | 8.0   | 16.0  |      |
| Ronuart                  | UART Switch On Resistance                 | 3.0 to 4.4                                  | FS-USB V <sub>SW</sub> =0 V, 3.6 V, I <sub>ON</sub> =24 mA  |  | 11.5  | 19.0  | Ω    |
| ON_BT_U                  | P to V2_3 Switch and COLMx to             | ROWx Swite                                  | h Characteristics   |  |       | •     |      |
| R <sub>ONMISC</sub>      | Switch On Resistance <sup>(12)</sup>      | 3.0 to 4.4                                  | $V_{SW}$ =0V to 4.4 V, $I_{ON}$ =1 mA   |  | 36    |       | Ω    |

### Notes:

11. Limits based on electrical characterization data.

12. On resistance is the voltage drop between the two terminals at the indicated current through the switch.

### 12.5. LDOs

| Symbol              | Parameter                                    | V <sub>BAT</sub> (V) | Conditions   | T <sub>A</sub> =-40 to +85°C,<br>T <sub>J</sub> =-40 to +125°C |      |      | Unit          |
|---------------------|--|----------------------|--|--|------|------|---------------|
| -                   |  |                      |  | Min.   | Тур. | Max. |               |
| $V_{LDO}$           | LDO Output Voltage<br>Programmable Range     | 3.0 to 4.4           | I <sub>LDO</sub> =300 mA   | 1.8  |      | 3.6  | V             |
| V <sub>STEP</sub>   | LDO Voltage Steps                            | 3.0 to 4.4           | See LDOx_Ctrl [LDOx_Voltage] for<br>Exact Values   |  | 100  |      | mV            |
| V <sub>DROP</sub>   | Dropout Voltage                              | 3.0 to 4.4           | I <sub>LDO</sub> =300 mA   |  | 250  |      | mV            |
| ILDOMIN             | Minimum Output Current                       | 3.0 to 4.4           |  | 0  |      |      | mA            |
| ILDOMAX             | Maximum Output Current                       | 3.0 to 4.4           |  | 300  |      |      | mA            |
| d <sub>VLDOR</sub>  | Output Voltage Accuracy                      | 3.0 to 4.4           | Over Range of LDO Output Voltage at $T_A=25^{\circ}C$  | -2.0   |      | 2.0  | %             |
| $d_{\text{VLDOF}}$  | Output Voltage Accuracy Over<br>Full Range   | 3.0 to 4.4           | Over Range of LDO Output Voltage   | -3.0   | (D   | 3.0  | %             |
| d <sub>LINE</sub>   | Line Regulation <sup>(13)</sup>              | See<br>Conditions    | $\label{eq:VBAT} \begin{array}{l} V_{\text{BAT}} = V_{\text{LDO1(NOM(}} + 0.5 \text{ V to } 3.6 \text{ V}, \\ I_{\text{LDO}} = 1 \text{ mA} \end{array}$ |  | 0.15 | 3.00 | %/V           |
| $d_{LOAD}$          | Load Regulation <sup>(13)</sup>              | 3.8                  | I <sub>LDO</sub> =1 mA to 300 mA   |  | 12   | 70   | μV/mA         |
| I <sub>LDO_SC</sub> | Maximum Current Limit                        | 3.0 to 4.4           | Short-Circuit Current Limit or Startup<br>Peak Current   |  | 620  | 900  | mA            |
| PSRR                | Power Supply Rejection Ratio <sup>(13)</sup> | 3.0 to 4.4           | f=1 kHz  |  | 50   |      | dB            |
| e <sub>N</sub>      | Output Noise Voltage <sup>(13)</sup>         | 3.0 to 4.4           | f=10 Hz to 100 kHz   |  | 100  |      | $\mu V_{RMS}$ |
| ton                 | Turn-On Time                                 | 3.0 to 4.4           | From LDOx_EN I <sup>2</sup> C Command to<br>Start Ramp, GPO[REF_EN]=1  |  | 100  |      | μs            |

Continued on the following page...

| Symbol             | Parameter                                    | V <sub>BAT</sub> (V) | Conditions   | T <sub>A</sub> =-40 to +85°C,<br>T <sub>J</sub> =-40 to +125°C |      |      | Unit |
|--------------------|--|----------------------|--|--|------|------|------|
|                    |  |                      |  | Min.   | Тур. | Max. |      |
| V <sub>OST</sub>   | Startup Overshoot <sup>(13)</sup>            | 3.0 to 4.4           | I <sub>LDO</sub> =1 mA                             |  | 0    |      | %    |
| $PkV_{LINE}$       | Line Transient Response <sup>(13)</sup>      | 3.0 to 4.4           | 600 mV, Rise=Fall=30 μs                            |  | ±85  |      | mV   |
| $PkV_{LOAD}$       | Load Transient Response <sup>(13)</sup>      | 3.0 to 4.4           | I <sub>LDO</sub> =1-300 mA-1 mA,<br>Rise=Fall=1 μs |  | ±200 |      | mV   |
| $V_{REF}$          | Reference Output Voltage for<br>Internal Use | 3.0 to 4.4           | I <sub>REF</sub> <1 μA                             |  | 0.6  |      | V    |
| D                  | Discharge Programmable Turn-                 | 3.0 to 4.4           | LDOx_ctrl [LDOx_DSCHG]=1                           |  | 100  |      | Ω    |
| NDSCHG             | On Resistor                                  | 3.0 10 4.4           | LDOx_ctrl [LDOx_DSCHG]=0                           | 3.4  | 4.8  |      | MΩ   |
| т                  | Thermal Shutdown                             | 3.0 to 4.4           |  |  | 148  |      | °C   |
| T <sub>SHTDN</sub> | Temperature <sup>(13)</sup>                  | 3.0 10 4.4           | Hysteresis   |  | 12   |      | °C   |

Note:

13. Limits based on electrical characterization data.

### 12.6. Power Path

| Symbol               |  | Parameter  |     |     | T <sub>A</sub> =-40 to +85°C,<br>T <sub>J</sub> =-40 to +125°C |    |  |  |
|----------------------|--|--|-----|-----|--|----|--|--|
|                      |  |  |     |     |  |    |  |  |
| V <sub>BUS_REG</sub> | V <sub>BUS_IN</sub> Threshold for Activ  | VBUS_IN Threshold for Active VBUS_IN Regulation  |     |     | 4.7  | V  |  |  |
| V <sub>BUSVTR</sub>  | $V_{BUS_{IN}}$ Valid Rising Threshold for Charging when $V_{BUS_{IN}}$ Regulation is Disabled  |  |     | 3.7 | 4.0  | V  |  |  |
| VBUSVTF              | $V_{BUS_{IN}}$ Valid Falling Threshold for Charging when $V_{BUS_{IN}}$ Regulation is Disabled |  |     | 3.6 |  | V  |  |  |
| V                    | V <sub>BUS_IN</sub> Over-Voltage Prote   | ection (Programmable OVP = 7.0 V)  | 6.5 | 7.0 | 7.6  | V  |  |  |
| V <sub>BUSOVP</sub>  | Hysteresis (Programmable   | e OVP = 7.0 V)   |     | 150 |  | mV |  |  |
| I <sub>VBUS</sub>    | V <sub>BUS_IN</sub> Current  | V <sub>BUS</sub> =5.5 V, Charger Ctrl1[ Charger_EN]=0,<br>LDO1_Ctrl[LDO1_EN]=0, LDO2_Ctrl[LDO2_EN]=0 |     |     | 1000   | μA |  |  |

### 12.7. Linear Charger

| Symbol               | Parameter                             | Conditions   |      | 5°C,<br>25°C | Unit |    |
|----------------------|---------------------------------------|--|------|--------------|------|----|
|                      |                                       |  | Min. | Тур.         | Max. |    |
|                      | Constant Valtage Regulation Acquiracy | T <sub>A</sub> =25°C   | -1.0 |              | 1.0  | %  |
| VOREG                | Constant Voltage Regulation Accuracy  | T <sub>A</sub> =-40°C to 85°C  | -2.0 |              | 2.0  | %  |
|                      | Constant Voltage Regulation Range     |  | 4.00 |              | 4.35 | V  |
| I                    | Pre-Charge Accuracy                   |  | -15  |              | 15   | %  |
| ISHORT               | Pre-Charge Current                    |  | 65   |              | 98   | mA |
| M                    | Pre-Charge Termination Voltage        | V <sub>BAT</sub> Rising  | 2.2  | 2.5          | 2.8  | V  |
| V <sub>SHORT</sub>   | Pre-Charge Hysteresis                 |  |      | 150          |      | mV |
| tосна                | Soft-Start Ramp Time                  | Pre-qualified Current of 90 mA to<br>Fast Charge Current                       |      | 1.2          |      | ms |
|                      | Fast Charge Current at Low Current    | Charger Ctrl3[Auto_FC]=0   | 80   | 92           | 108  | mA |
|                      | Fast Charge Current Accuracy          |  | -10  |              | 10   | %  |
| I <sub>OCHARGE</sub> | Fast Charge Current Range             | Charger Ctrl3[Auto_FC]=1<br>Charger Ctrl3[FC_Current] Bit's<br>Control Current | 200  |              | 950  | mA |

| Symbol                   | Parameter   | Conditions   |      | 5°C,<br>5°C | Unit |             |
|--------------------------|---|--|------|-------------|------|-------------|
|                          |   |  | Min. | Тур.        | Max. |             |
| I <sub>TERM</sub>        | End of Charge Current Accuracy Based on Fast Charge Current setting | EOC>120 mA   | -1   |             | 1    | %           |
| $V_{\text{TERM}}$        | Recharge Threshold, V <sub>BAT</sub> – V <sub>OREG</sub>            | Charger Ctrl1[Recharge]=1                            |      | -150        |      | mV          |
| <b>t</b> <sub>TERM</sub> | Recharge Debounce Time  | Charger Ctrl1[Recharge]=1                            |      | 60          |      | ms          |
| t <sub>ACC</sub>         | Timer Tolerance   |  | -10  |             | +10  | %           |
| t <sub>TOPOFF</sub>      | Top-Off Timer   | Charger Ctrl2[TopOff_EN]=1                           |      | 30          |      | mir         |
| t <sub>DBP</sub>         | Dead-Battery Provision Timer  | Charger Ctrl1[DBP_EN]=1                              |      | 30          | 45   | mir         |
|                          |   | Charger Ctrl2[TC_Time]=00                            |      | 5           |      | hrs         |
|                          | Tatal Element Observing Times                                       | TC_Time=01   |      | 6           |      | hr          |
| <b>t</b> elapsed         | Total Elapsed Charging Time   | TC_Time=10   |      | 7           |      | hr          |
|                          |   | TC_Time=11   |      | Disabled    |      |             |
|                          |   | Charger Ctrl2[WB_Threshold]=001                      | 2.5  | 2.7         | 2.9  | -<br>-<br>- |
|                          |   | Charger Ctrl2[WB_Threshold]=010                      | 2.7  | 2.9         | 3.1  |             |
| Vwв                      | Weak-Battery Threshold  | Charger Ctrl2[WB_Threshold]=011<br>(Default Setting) | 2.9  | 3.1         | 3.3  |             |
|                          |   | Charger Ctrl2[WB_Threshold]=100                      | 3.1  | 3.3         | 3.5  |             |
|                          |   | Charger Ctrl2[WB_Threshold]=101                      | 3.3  | 3.5         | 3.7  |             |
|                          |   | Charger Ctrl2[WB_Threshold]=110                      | 3.5  | 3.7         | 3.9  |             |
| -                        | Thermal Shutdown <sup>(14)</sup>                                    |  |      | 145         |      | °C          |
| TSHUTDOWN                | Hysteresis <sup>(14)</sup>  |  |      | 5           |      | ٥С          |
| T <sub>REG</sub>         | Thermal Regulation <sup>(14)</sup>                                  |  |      | 120         |      | °C          |
| Rvichg                   | VICHG Internal Resistance   |  |      | 15          |      | k۵          |
|                          | VBUS Current-to-Voltage Translation for                             | I <sub>BAT</sub> =50 mA                              |      | 88          |      | m           |
| Ivichg                   | VICHG   | I <sub>BAT</sub> =500 mA                             |      | 875         |      | m١          |

Note:

14. Limits based on electrical characterization data.

### 12.8. Current Consumption

| Cumhal             | Devemeter   | V AA                 | Conditions   | T <sub>A</sub> =-40 to +85°C |      |      | Unit |
|--------------------|---|----------------------|--|------------------------------|------|------|------|
| Symbol             | Parameter   | V <sub>BAT</sub> (V) | Conditions   | Min.                         | Тур. | Max. | Unit |
| IBATS              | Battery Supply Standby Mode<br>Current                            | 3.0 to 4.4           | No Accessory Attached, V <sub>BUS</sub> =0 V,<br>LDO1_EN=0, LDO2_EN=0,<br>REF_EN=0                                     | 1                            | 15   | 25   | μA   |
| I <sub>BATSA</sub> | Battery Supply Standby Mode<br>Current with Accessory<br>Attached | 3.8                  | ID Not Floating, No VBUS, LDOs<br>Off, GPOs Off, All Switches Open,<br>Accessory Attached (Excluding<br>Factory Modes) |                              | 30   | )    | μA   |
| IBATSL             | Battery Supply Standby Mode<br>Current with One LDO On            | 3.8                  | ID Floating, No VBUS, One LDO On<br>(3.3 V), Other LDO Off, GPOs Off,<br>All Switches Open, No Accessory<br>Attached   |                              | 65   |      | μΑ   |

|                        | Parameter   | Reference<br>Diagram  | T <sub>A</sub> =-40 to +85°C,<br>T <sub>J</sub> =-40 to +125°C |      |      | Unit |
|------------------------|---|-----------------------|--|------|------|------|
|                        |   | Diagram               | Min.   | Тур. | Max. |      |
| t <sub>SW</sub>        | Time After <i>INT Mask</i> Cleared to "0" until INT_N Goes LOW to Signal the Interrupt after Interruptible Event while <i>INT Mask</i> Bit Set to 1 | Figure 7,<br>Figure 8 |  | 10   |      | ms   |
| t <sub>SDPDET</sub>    | Time from V <sub>BUS_IN</sub> Valid to USB Switches Closed for USB Standard<br>Downstream Port  | Figure 13             |  | 130  |      | ms   |
| <b>t</b> IDDET         | Time from ID Based Accessory Attached to INT_N Driven LOW   |                       |  | 5    |      | ms   |
| t <sub>CHRG_DET</sub>  | Time from V <sub>BUS_IN</sub> Valid to USB Switches Closed for USB Charging<br>Downstream Port (CDP)  | Figure 14             |  | 170  |      | ms   |
| tvbus_chg              | Time from V <sub>BUS_IN</sub> Valid to Charger Active, Assuming Charger Enabled   | Figure 14             | 150  |      |      | ms   |
| t <sub>CHG_EN</sub>    | Time from Charger_EN=1 to Charger Active with V <sub>BUS</sub> Valid  |                       |  | 20   |      | ms   |
| t <sub>DCD</sub>       | Time from V <sub>bus_valid</sub> to DCD Detection Complete, Assuming Contact  | Figure 14             |  | 20   |      | ms   |
| t <sub>CHRG_FLOW</sub> | Time from DCD Complete to Charger Detection Complete  | Figure 14             |  | 150  |      | ms   |
| t <sub>ID_FLOW</sub>   | Time from DCD Complete to ID Detection Complete   |                       |  | 200  |      | ms   |
| t <sub>JIGVBUS</sub>   | Time from $V_{\text{BUS}\_\text{IN}}$ Valid to JIG LOW for Both Factory Mode Operation with $V_{\text{BUS}_{-}\text{IN}}$ Present                   | Figure 15             |  | 200  |      | ms   |
| tjignovbus             | Time from ID Attach to JIG LOW for Factory Mode Operation without $V_{\text{BUS}\_\text{IN}}$ Present   | Figure 16             |  | 200  |      | ms   |
|                        | V <sub>BUS</sub> >4.0V  | Charger Enabled       |  |      |      |      |
|                        | V <sub>BUS_IN</sub><br>V <sub>BAT</sub> >2.7V   |                       |  |      |      |      |
|                        | V <sub>BAT</sub> Voltage  |                       |  |      |      |      |
|                        | XXXX<br>FLOAT<br>ID Resistance  | (FLOAT XXXXX          | (XXX)  | xx   |      |      |
|                        | Charger Enabled   | >                     |  |      |      |      |

t<sub>sdpdet</sub>

t<sub>DCD</sub>

### Figure 13. USB Standard Downstream Port Attach Timing


 $t_{\text{CHRG}\_\text{FLOW}}$ 


Open


USB Switch State

Г

Closed







### 12.10. AC Characteristics

Unless otherwise specified: recommended T<sub>A</sub> and T<sub>J</sub> temperature ranges. All typical values are at T<sub>A</sub>=25°C unless otherwise specified.

| Devemeter   | Conditions  | T <sub>A</sub> =-  | l lmit  |  |   |
|---|---|--|---|--|---|
| Parameter   | Conditions  | Min.   | Тур.  | Max.   | Unit  |
| Active Channel Crosstalk DP_CON to DM_CON <sup>(15)</sup> | f=1 MHz, $R_T$ =50 $\Omega$ , $C_L$ =0 pF   |  | -60   |  | dB  |
|   | f=240 MHz, R <sub>T</sub> =50 Ω, C <sub>L</sub> =0 pF   |  | -30   |  | aв  |
| Off Isolation Rejection Ratio, DM_HOST to                 | f=1 MHz, $R_T$ =50 $\Omega$ , $C_L$ =0 pF   |  | -60   |  | dB  |
| DM_CON, DP_HOST to DP_CON <sup>(15)</sup>                 | f=240 MHz, $R_T$ =50 $\Omega$ , $C_L$ =0 pF   | 1  | -30   |  | dB  |
|   | Parameter         Active Channel Crosstalk DP_CON to DM_CON <sup>(15)</sup> Off Isolation Rejection Ratio, DM_HOST to DM_CON, DP_HOST to DP_CON <sup>(15)</sup> | Active Channel Crosstalk DP_CON to DM_CON <sup>(15)</sup> $\frac{f=1 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}}{f=240 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}}$ Off Isolation Rejection Ratio, DM_HOST to $f=1 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ | ParameterConditionsActive Channel Crosstalk DP_CON to DM_CON <sup>(15)</sup> $f=1 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ $f=240 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ $f=1 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ Off Isolation Rejection Ratio, DM_HOST to<br>DM_HOST to DM_CON <sup>(15)</sup> $f=1 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ | ParameterConditionsMin.Typ.Active Channel Crosstalk DP_CON to DM_CON <sup>(15)</sup> $f=1 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ -60 $f=240 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ -30Off Isolation Rejection Ratio, DM_HOST to $f=1 \text{ MHz}, R_T=50 \Omega, C_L=0 \text{ pF}$ -60 | $\frac{\text{Min.}}{\text{Active Channel Crosstalk DP_CON to DM_CON}^{(15)}} \xrightarrow{f=1 \text{ MHz, } R_T=50 \ \Omega, \ C_L=0 \text{ pF}} \xrightarrow{f=0} \frac{-60}{-30}$ $\frac{\text{Off Isolation Rejection Ratio, DM_HOST to}}{\text{f=1 MHz, } R_T=50 \ \Omega, \ C_L=0 \text{ pF}} \xrightarrow{f=0} \frac{-60}{-30}$ |

Note:

15. Limits based on electrical characterization data.

### 12.11. Capacitance

| Symbol   | Parameter   | V AA                 | Conditions                          | T <sub>A</sub> =-40 to +85°C |      |      |      |
|----------|---|----------------------|-------------------------------------|------------------------------|------|------|------|
| Symbol   | Farameter   | V <sub>BAT</sub> (V) | Conditions                          | Min.                         | Тур. | Max. | Unit |
| <u> </u> | DP_CON, DM_CON ON Capacitance                               | 3.8                  | V <sub>BIAS</sub> =0.2 V, f=1 MHz   |                              | 8    |      | pF   |
| Conusb   | DP_CON, DM_CON ON Capacitance<br>(USB Mode) <sup>(15)</sup> | 3.8                  | V <sub>BIAS</sub> =0.2 V, f=240 MHz |                              | 8    |      | pF   |
| Cı       | Capacitance for Each I/O Pin <sup>(16)</sup>                | 3.8                  | f=1 MHz                             |                              | 5    |      | pF   |
| Noto     |   |                      |                                     |                              |      |      |      |

Note:

16. Limits based on electrical characterization data.

| 12.12. | I <sup>2</sup> C AC | Electrical | Characteristics |
|--------|---------------------|------------|-----------------|
|--------|---------------------|------------|-----------------|

| Oursela a l         | Deveryorkey   | Fast M   | 11   |      |
|---------------------|---|----------|------|------|
| Symbol              | Parameter   | Min.     | Max. | Unit |
| f <sub>SCL</sub>    | I2C_SCL Clock Frequency   | 0        | 400  | kHz  |
| t <sub>HD;STA</sub> | Hold Time (Repeated) START Condition                              | 0.6      |      | μs   |
| t <sub>LOW</sub>    | LOW Period of I2C_SCL Clock                                       | 1.3      |      | μs   |
| t <sub>HIGH</sub>   | HIGH Period of I2C_SCL Clock                                      | 0.6      |      | μs   |
| t <sub>su;sta</sub> | Set-up Time for Repeated START Condition                          | 0.6      |      | μs   |
| thd;dat             | Data Hold Time  | 0        | 0.9  | μs   |
| t <sub>su;dat</sub> | Data Set-up Time <sup>(17)</sup>                                  | 100      |      | ns   |
| tr                  | Rise Time of I2C_SDA and I2C_SCL Signals <sup>(17,18)</sup>       | 20+0.1Cb | 300  | ns   |
| t <sub>f</sub>      | Fall Time of I2C_SDA and I2C_SCL Signals <sup>(17,18)</sup>       | 20+0.1Cb | 300  | ns   |
| t <sub>su;sто</sub> | Set-up Time for STOP Condition                                    | 0.6      |      | μs   |
| t <sub>BUF</sub>    | BUS-Free Time between STOP and START Conditions                   | 1.3      |      | μs   |
| t <sub>SP</sub>     | Pulse Width of Spikes that Must Be Suppressed by the Input Filter | 0        | 50   | ns   |

Notes:

17. A fast-mode I<sup>2</sup>C Bus<sup>®</sup> device can be used in a Standard-Mode I<sup>2</sup>C Bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must be met. This is automatically the case if the device does not stretch the LOW period of the I2C\_SCL signal. If a device does stretch the LOW period of the I2C\_SCL signal, it must output the next data bit to the I2C\_SDA line  $t_{r_max} + t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the Standard-Mode I<sup>2</sup>C bus specification) before the I2C\_SCL line is released.

18. C<sub>b</sub> equals the total capacitance of one bus line in pF. If mixed with high-speed devices, faster fall times are allowed by the I<sup>2</sup>C specification.




Figure 19. Definition of Timing for Full-Speed Mode Devices on the I2C Bus®

### Table 9. I<sup>2</sup>C Slave Address

| Name          | Size (Bits) | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Slave Address | 8           | 0     | 1     | 0     | 0     | 1     | 0     | 1     | R/W   |

### 12.13. USB Eye Compliance




Figure 20. HS Pass-Through Eye Compliance Testing Input Signal





Figure 22. HS USB 2.0 Eye Compliance Test Results at Output ( $T_A=25^{\circ}C$ )








Figure 21. HS USB 2.0 Eye Compliance Test Results at Output (T<sub>A</sub>=85°C)





### 12.14. Programmability Tables

Register descriptions in **BOLD** reflect the default state of the register.

### Table 10. Register Addresses

| Address | Register<br>Name    | Туре | Reset<br>Value | Bit7                                | Bit6                        | Bit5         | Bit4            | Bit3                | Bit2                 | Bit1                           | Bit0                  |
|---------|---------------------|------|----------------|-------------------------------------|-----------------------------|--------------|-----------------|---------------------|----------------------|--------------------------------|-----------------------|
| 01H     | Device ID           | R    | N/A            |                                     | R                           | evision Numb | er              |                     |                      | Vendor ID                      |                       |
| 02H     | Control             | R/W  | Xxxx_0101      |                                     |                             |              |                 | Switch<br>Open      | Auto Config          | DCD TO<br>Disable              | INT Mask              |
| 03H     | Interrupt 1         | R/C  | 0000_0000      | TSD_EN                              | OVP_EN                      | TREG_EN      | TC_TO           | DBP_TO              | Bat_Charged          | Detach                         | Attach                |
| 04H     | Interrupt 2         | R/C  | 000x_x0x0      | TSD_DIS                             | OVP_DIS                     | TREG_DIS     |                 |                     | TRECOVER             |                                | TSD_LDO               |
| 05H     | Interrupt<br>Mask 1 | R/W  | 0000_0000      | TSD_EN                              | OVP_EN                      | TREG_EN      | тс_то           | DBP_TO              | Bat_Charged          | Detach                         | Attach                |
| 06H     | Interrupt<br>Mask 2 | R/W  | 000x_x0x0      | TSD_DIS                             | OVP_DIS                     | TREG_DIS     |                 |                     | TRECOVER             |                                | TSD_LDO               |
| 07H     | ADC                 | R    | Xxx1_1111      |                                     |                             |              |                 |                     | ADC Value            |                                |                       |
| 08H     | Status 1            | R    | 1xxx_xx0x      | ON_KEY_N                            |                             |              |                 |                     |                      | $V_{\text{BUS}\_\text{VALID}}$ |                       |
| 09H     | Device<br>Type1     | R    | 0000_0000      | Car Kit<br>Type 1 and<br>TA Charger | Jig USB Off                 | Jig USB On   | Jig UART<br>Off | Jig UART<br>On      | USB Charger<br>(CDP) | Dedicated<br>Charger<br>(DCP)  | Standard<br>USB (SDP) |
| 0AH     | Device<br>Type2     | R    | Xxxx_xxx0      |                                     |                             |              |                 |                     |                      |                                | Unknown<br>Accessory  |
| 0BH     | GPO                 | R/W  | Xxx0_0000      |                                     |                             |              | REF_EN          | GPO1_OD             | GPO2_OD              | GPO1                           | GPO2                  |
| 0CH     | LDO1_Ctrl           | R/W  | 01xx_0100      | LDO1_EN                             | LDO1_<br>DSCHG              |              |                 |                     | LDO1_                | Voltage                        |                       |
| 0DH     | LDO2_Ctrl           | R/W  | 01xx_0100      | LDO2_EN                             | LDO2_<br>DSCHG              |              |                 |                     | LDO2_                | Voltage                        |                       |
| 0EH     | Charger<br>Ctrl1    | R/W  | X010_1111      |                                     | V <sub>BUS</sub> Reg<br>Dis | VICHG_EN     | AutoStop        | TC_EN               | TopOff_EN            | Charger_EN                     | DBP_EN                |
| 0FH     | Charger<br>Ctrl2    | R/W  | X001_0011      |                                     | TC_                         | Time         | OVP_TI          | hreshold            | v                    | VB_Threshold                   | I                     |
| 10H     | Charger<br>Ctrl3    | R/W  | 10xx_0101      | Auto_FC                             | FC_<br>Override             |              |                 |                     | FC_C                 | urrent                         |                       |
| 11H     | Charger<br>Ctrl4    | R/W  | Xxxx_0000      |                                     |                             |              |                 |                     | EC_C                 | urrent                         |                       |
| 12H     | Charger<br>Ctrl5    | R/W  | Xxxx_1000      |                                     |                             |              |                 |                     | CV_Voltage           |                                |                       |
| 13H     | Manual<br>Switch    | R/W  | 0000_00x0      |                                     | D- Switching                | )            |                 | D+ Switching JIG ON |                      |                                | JIG ON                |
| 14H     | Reset               | R/W  | Xxxx_xx00      |                                     |                             |              |                 |                     |                      | LC Reset                       | Reset                 |
| 15H-26H | Reserved            |      |                |                                     |                             |              | Res             | erved               | / /                  |                                |                       |
| 27H     | Interrupt 3         | R/C  |                |                                     |                             |              |                 |                     |                      | EOC                            | VBUS_CHG              |
| 28H     | Interrupt<br>Mask 3 | R/W  |                |                                     |                             |              |                 |                     |                      | EOC                            | VBUS_CHG              |

Notes:

Do not use registers that are blank.
 Write 0 to undefined register bits.

21. Values read from undefined register bits are not defined and invalid.

### Table 11. Device ID

Address: 01h

Type: Read Only

| Bit # | Name            | Size (Bits) | Description                  |
|-------|-----------------|-------------|------------------------------|
| 7:3   | Revision Number | 5           | Rev 2.0=10100                |
| 2:0   | Vendor ID       | 3           | 000: Fairchild Semiconductor |

### Table 12. Switch Control

Address: 02h Reset Value: xxxx\_0101 Type: Read/Write

| - 71  |                |             |   |
|-------|----------------|-------------|---|
| Bit # | Name           | Size (Bits) | Description   |
| 7:4   | DoNotUse       | 4           | N/A   |
| 3     | Switch Open    | 1           | 1: Opens all switches<br>0: Does not open all switches  |
| 2     | Auto Config    | 1           | 1: Automatic switching (also called auto-configuration)<br>0: Manual switching  |
| 1     | DCD TO Disable | 1           | 1: Keeps checking DCD as long as V <sub>bus_valid</sub> and id_float<br>0: If DCD check times out (450ms typical), completes standard charger detection                           |
| 0     | INT Mask       | 1           | <ol> <li>Mask interrupt – does not interrupt baseband processor</li> <li>Unmask interrupt – interrupts baseband processor on change of state in Interrupt<br/>register</li> </ol> |

### Table 13. Interrupt 1

Address: 03h

Reset Value: 0000\_0000 Type: Read/Clear

| Bit # | Name        | Size (Bits) | Description  |
|-------|-------------|-------------|--|
| 7     | TSD_EN      | 1           | 1: Thermal shutdown event has occurred and charger is disabled<br>0: No thermal shutdown event occurred                          |
| 6     | OVP_EN      | 1           | 1: OVP event<br>0: No OVP event  |
| 5     | TREG_EN     | 1           | 1: Thermal regulation causing current limiting to lower die temperature below threshold<br>0: No thermal regulation is occurring |
| 4     | тс_то       | 1           | 1: Total charging timeout occurred<br>0: Total charging timeout has not occurred   |
| 3     | DBP_TO      | 1           | 1: Dead-battery provision timeout occurred<br>0: No dead-battery provision timeout occurred                                      |
| 2     | Bat_Charged | 1           | 1: Battery fully charged with top-off timer expired if enabled<br>0: Battery not fully charged or linear charger is not active   |
| 1     | Detach      | 1           | 1: Accessory detached<br>0: Accessory not detached   |
| 0     | Attach      | 1           | 1: Accessory attached<br>0: Accessory not attached   |

### Table 14. Interrupt 2

Address: 04h

Reset Value: 000x\_x0x0

Type: Read/Clear

| Bit # | Name     | Size (Bits) | Description   |
|-------|----------|-------------|---|
| 7     | TSD_DIS  | 1           | 1: Thermal Shutdown (TSD) event has recovered for linear charger<br>0: TSD event not recovered or never existed for linear charger        |
| 6     | OVP _DIS | 1           | 1: Over-Voltage Protection (OVP) event has recovered for linear charger<br>0: OVP event not recovered or never existed for linear charger |
| 5     | TREG_DIS | 1           | 1: Thermal Regulation (TREG) event has recovered for linear charger<br>0: TREG event not recovered or never existed for linear charger    |
| 4:3   | DoNotUse | 2           | N/A   |
| 2     | TRECOVER | 1           | 1: Thermal Shutdown (TSD) event has recovered for LDO1 or LDO2<br>0: TSD event not recovered or never existed for LDO or LDO2             |
| 1     | DoNotUse | 1           | N/A   |
| 0     | TSD_LDO  | 1           | 1: TSD event has occurred for either LDO and both LDOs are disabled<br>0: No TSD event has occurred for LDO1 or LDO2                      |

### Table 15. Interrupt Mask 1

Address: 05h

Reset Value: 0000\_0000

Type: Read/Write

| -     |             |             |   |
|-------|-------------|-------------|---|
| Bit # | Name        | Size (Bits) | Description   |
| 7     | TSD_EN      | 1           |   |
| 6     | OVP_EN      | 1           |   |
| 5     | TREG_EN     | 1           |   |
| 4     | TC_TO       | 1           | 1: Interrupt in Interrupt Register is masked and does not interrupt processor           |
| 3     | DBP_TO      | 1           | 0: Interrupt in Interrupt Register is not masked and, when active, interrupts processor |
| 2     | Bat_Charged | 1           |   |
| 1     | Detach      | 1           |   |
| 0     | Attach      | 1           |   |

### Table 16. Interrupt Mask 2

Address: 06h

Reset Value: 000x\_x0x0

Type: Read/Write

| Bit # | Name     | Size (Bits) | Description  |
|-------|----------|-------------|--|
| 7     | TSD_DIS  | 1           |  |
| 6     | OVP_DIS  | 1           |  |
| 5     | TREG_DIS | 1           |  |
| 4:3   | DoNotUse | 2           | 1: Interrupt in Interrupt Register is masked and does not interrupt processor<br>0: Interrupt in Interrupt Register is not masked and when active interrupts processor |
| 2     | TRECOVER | 1           |  |
| 1     | DoNotUse | 1           |  |
| 0     | TSD_LDO  | 1           |  |

### Table 17. ADC

Address: 07h

Reset Value: xxx1\_1111

Type: Read Only

| Bit # | Name      | Size (Bits) | Description   |
|-------|-----------|-------------|---|
| 7:5   | DoNotUse  | 3           | N/A   |
| 4:0   | ADC Value | 5           | ADC value read from ID:<br>10101: Unknown Accessory<br>10110: Unknown Accessory<br>10111: Car Kit Type 1 Charger<br>11000: Factory Mode Boot OFF-USB<br>11001: Factory Mode Boot ON-USB<br>11010: Unknown Accessory<br>11011: Unknown Accessory<br>11100: Factory Mode Boot OFF-UART<br>11100: Factory Mode Boot ON-UART<br>11110: Unknown Accessory<br>11111: No Accessory or USB Accessory Detected |

### Table 18. Status 1

Address: 08h

Reset Value: 1xxx\_xx0x

Type: Read

| Bit # | Name                   | Size (Bits) | Description   |
|-------|------------------------|-------------|---|
| 7     | ON_KEY_N               | 1           | 1: ON_KEY_N is HIGH<br>0: ON_KEY_N is LOW   |
| 6:2   | DoNotUse               | 5           | N/A   |
| 1     | $V_{\text{BUS}}$ Valid | 1           | 1: Valid V <sub>BUS_IN</sub> detected for accessory detection<br>0: No V <sub>BUS_IN</sub> detected |
| 0     | DoNotUse               | 1           | N/A   |

### Table 19. Device Type 1

Address: 09h

Reset Value: 0000\_0000

Type: Read

| Bit # | Name                        | Size (Bits) | Description  |
|-------|-----------------------------|-------------|--|
| 7     | Car kit Type 1 & TA Charger | 1           | 1: Car Kit Type 1 or Travel Adapter (TA) detected<br>0: Car Kit Type 1 or Travel Adapter (TA) not detected           |
| 6     | JIG_USB_OFF                 | 1           | 1: Factory mode cable BOOT OFF – USB detected<br>0: Factory mode cable BOOT OFF – USB not detected                   |
| 5     | JIG_USB_ON                  | 1           | 1: Factory mode cable BOOT ON – USB detected<br>0: Factory mode cable BOOT ON - USB not detected                     |
| 4     | JIG_UART_OFF                | 1           | 1: Factory mode cable BOOT OFF – UART detected<br>0: Factory mode cable BOOT OFF - UART not detected                 |
| 3     | JIG_UART_ON                 | 1           | 1: Factory mode cable BOOT ON – UART detected<br>0: Factory mode cable BOOT ON - UART not detected                   |
| 2     | USB Charger (CDP)           | 1           | 1: USB Charging Downstream Port (CDP) charger detected<br>0: USB Charging Downstream Port (CDP) charger not detected |
| 1     | Dedicated Charger (DCP)     | 1           | 1: USB Dedicated Charging Port (DCP) charger detected<br>0: USB Dedicated Charging Port (DCP) charger not detected   |
| 0     | Standard USB (SDP)          | 1           | 1: USB Standard Downstream Port (SDP) detected<br>0: USB Standard Downstream Port (SDP) not detected                 |

### Table 20. Device Type 2

Address: 0Ah

Reset Value: xxxx\_xxx0

Type: Read

| Bit # | Name              | Size (Bits) | Description  |
|-------|-------------------|-------------|--|
| 7:1   | DoNotUse          | 6           | N/A  |
| 0     | Unknown Accessory | 1           | 1: Unknown accessory detected<br>0: Unknown accessory not detected |

### Table 21. GPO

Address: 0Bh

Reset Value: xxx0\_0000

Type: Read/Write

| Bit # | Name     | Size (Bits) | Description   |
|-------|----------|-------------|---|
| 7:5   | DoNotUse | 3           | N/A   |
| 4     | REF_EN   | 1           | 1: Enable 0.6V reference voltage on V <sub>REF</sub> pin<br>0: Disable 0.6V reference voltage on V <sub>REF</sub> pin |
| 3     | GPO1_OD  | 1           | 1: GPO1 is an open-drain output<br>0: GPO1 is a CMOS push-pull output   |
| 2     | GPO2_OD  | 1           | 1: GPO2 is an open-drain output<br>0: GPO2 is a CMOS push-pull output   |
| 1     | GPO1     | 1           | 1: GPO1 output is a HIGH (Hi-Z if GPO1_OD is HIGH)<br>0: GPO1 output is a LOW   |
| 0     | GPO2     | 1           | 1: GPO2 output is a HIGH (Hi-Z if GPO2_OD is HIGH)<br>0: GPO2 output is a LOW   |

### Table 22. LDO1\_Ctrl

Address: 0Ch

Reset Value: 01xx\_0100

Type: Read/Write

| Bit # | Name         | Size (Bits) |  | Description  |  |
|-------|--------------|-------------|--|--|--|
| 7     | LDO1_EN      | 1           | 1: Enable LDO1 output with the output with the output of the second seco | ne voltage programmed by LDC   | D1_Voltage                                       |
| 6     | LDO1_DSCHG   | 1           | 1: Enable discharge resistor t<br>0: Disable discharge resistor  | o actively discharge LDO1 outp   | but <sup>(22)</sup>                              |
| 5:4   | Reserved     | 2           | N/A  |  |  |
|       |              |             | Voltage Programmed on the I  | _DO1 Output <sup>(23)</sup>  |  |
| 3:0   | LDO1_Voltage | 4           | 0000: Bypass<br>0001: 3.6<br>0010: 3.5<br>0011: 3.4<br>0100: 3.3<br>0101: 3.2  | 0110: 3.1<br>0111: 3.0<br>1000: 2.9<br>1001: 2.8<br>1010: 2.7<br>1011: 2.6 | 1100: 2.5<br>1101: 2.4<br>1110: 2.0<br>1111: 1.8 |

Notes:

22. The FSA9591 checks the status of LDO1\_EN before enabling the discharge resistors. LDO1\_EN is required to be LOW before the discharge resistors are enabled.

23. It is possible to program the LDO output voltage above the V<sub>BAT</sub> level; in which case, the LDO is not regulated and the performance of the LDO is compromised. This is not recommended.

### Table 23. LDO2\_Ctrl

Address: 0Dh

Reset Value: 01xx\_0100

Type: Read/Write

| Bit # | Name         | Size (Bits) |   | Description  |  |
|-------|--------------|-------------|---|--|--|
| 7     | LDO2_EN      | 1           | 1: Enable LDO2 output with<br>0: Disable LDO2 output                          | the voltage programmed b   | by LDO2_Voltage                                  |
| 6     | LDO2_DSCHG   | 1           | 1: Enable discharge resistor<br>0: Disable discharge resistor                 |  | 2 output <sup>(24)</sup>                         |
| 5:4   | Reserved     | 2           | N/A   |  |  |
|       |              |             | Voltage Programmed on the   | LDO1 Output <sup>(25)</sup>  |  |
| 3:0   | LDO1_Voltage | 4           | 0000: Bypass<br>0001: 3.6<br>0010: 3.5<br>0011: 3.4<br>0100: 3.3<br>0101: 3.2 | 0110: 3.1<br>0111: 3.0<br>1000: 2.9<br>1001: 2.8<br>1010: 2.7<br>1011: 2.6 | 1100: 2.5<br>1101: 2.4<br>1110: 2.0<br>1111: 1.8 |

### Notes:

24. The FSA9591 checks the status of LDO1\_EN before enabling the discharge resistors. LDO1\_EN is required to be LOW before the discharge resistors are enabled.

25. It is possible to program the LDO output voltage above the V<sub>BAT</sub> level; in which case, the LDO is not regulated and the performance of the LDO is compromised. This is not recommended.

### Table 24. Charger Ctrl1

Address: 0Eh Reset Value: x010\_1111 Type: Read/Write

| Bit # | Name                      | Size (Bits) | Description   |  |
|-------|---------------------------|-------------|---|--|
| 7     | DoNotUse                  | 1           | N/A   |  |
| 6     | V <sub>BUS</sub> _Reg_Dis | 1           | 1: V <sub>BUS_IN</sub> regulation loop disabled<br>0: V <sub>BUS_IN</sub> regulation loop enabled   |  |
| 5     | VICHG_EN                  | 1           | 1: VICHG reference output is enabled<br>0: VICHG reference output is not enabled  |  |
| 4     | AutoStop                  | 1           | 1: Stop charging after top-off timer expires<br>0: AutoStop must be enabled by writing this bit HIGH prior to charging occuring.  |  |
| 3     | TC_EN                     | 1           | <ol> <li>Enable timer for total charging elapsed time (default)</li> <li>Disable timer for total charging elapsed time</li> </ol>   |  |
| 2     | TopOff_EN <sup>(26)</sup> | 1           | 1: Enable battery top-off timer for 30 minutes after end-of-charge termination current is detected (default)<br>0: Disable top-off timer  |  |
| 1     | Charger_EN                | 1           | 1: Enable charger when V <sub>BUS_Valid</sub> is detected (default)<br>0: Disable charger   |  |
| 0     | DBP_EN <sup>(27,28)</sup> | 1           | <ol> <li>Enable Dead-Battery Provision Mode (default until processor has a valid operating voltage)</li> <li>Disable Dead-Battery Provision Mode (not USB compliant)</li> </ol> |  |

### Notes:

The top-off timer is reset if an OVP event occurs. The top-off timer is not reset if I<sub>BAT</sub> increases above EOC threshold after started.
 Dead-battery timer starts when a charger is attached and the battery is below the weak-battery threshold. A dead-battery timeout

 $V_{BAT}$  because when the timer expires and  $V_{BAT}$  is still below the weak-battery threshold.

28. The dead battery timer is not reset if an OVP event occurs.

### Table 25. Charger Ctrl2

Address: 0Fh Reset Value: x000\_1011 Type: Read/Write

| Bit # | Name                       | Size (Bits) | Description   |
|-------|----------------------------|-------------|---|
| 7     | DoNotUse                   | 1           | N/A   |
| 6:5   | TC_Time <sup>(29,30)</sup> | 2           | Total elapsed charging time threshold:<br><b>00: 5 hours</b> (default setting)<br>01: 6 hours<br>10: 7 hours<br>11: No time limit   |
| 4:3   | OVP_Threshold              | 2           | V <sub>BUS</sub> Over-Voltage Protection threshold:<br>00: 6.5 V<br><b>01: 7.0 V</b> (default setting)<br>10: 7.5 V<br>11: 8.0 V  |
| 2:0   | WB_Threshold               | 3           | Weak battery threshold <sup>(31)</sup><br>000: Reserved<br>001: 2.7 V<br>010: 2.9 V<br><b>011: 3.1 V</b> (default setting)<br>100: 3.3 V<br>101: 3.5 V<br>110: 3.7 V<br>111: Reserved |

### Notes:

29. Changing the TC\_TIME while the charger is active does not restart the timer and can cause an immediate timeout, depending on the current state of the timer. For example, if the timer is programmed to 7 hours (0x10) and the timer is at 6 hourrs, programming the timer to 5 hours (0x00) causes a timeout to occur.

30. The TC\_TIME timer is not reset if an OVP event is detected or Vbus\_in falls below the Vbus\_valid threshold.

31. This threshold is checked at the completion of the dead-battery timer. If DBP\_EN=1 and V<sub>BAT</sub> is below the threshold, then a DBP\_TO occurs.

### Table 26. Charger Ctrl3

Address: 10h

Reset Value: 11xx\_0101

Type: Read/Write

| Bit # | Name        | Size (Bits) | Description   |
|-------|-------------|-------------|---|
| 7     | Auto_FC     | 1           | 1: Automatically detect charger and increase fast charge current to the default FC_Current in Charger Ctrl2[FC_Current] if charger detected<br>0: Use 90mA fast charge current to continue charging after the pre-qualification stage   |
| 6     | FC_Override | 1           | 1: Always use programmed FC_Current regardless of Auto_FC programming<br>0: Follow USB current requirements based on accessory detection and Auto_FC  |
| 5:4   | DoNotUse    | 2           | N/A   |
| 3:0   | FC_Current  | 4           | Fast charge current level if Charger_Ctrl3[Auto_FC]=1 and charger is attached or if         Charger_Ctrl3 [FC_Override]=1:         0000: 200 mA         0001: 250 mA         0010: 300 mA         0011: 350 mA         0100: 400 mA         0101: 450 mA (default)         0111: 550 mA         0101: 500 mA         0101: 650 mA         1000: 600 mA         1001: 650 mA         1010: 700 mA         1011: 750 mA         1011: 750 mA         1011: 750 mA         1011: 750 mA         1101: 850 mA         1101: 900 mA         1111: 950 mA |
|       |             |             |   |

### Table 27. Charger Ctrl4

Address: 11h

Reset Value: xxxx\_0000

Type: Read/Write

| Bit # | Name                       | Size (Bits) | Description   |
|-------|----------------------------|-------------|---|
| 7:4   | DoNotUse                   | 4           | N/A   |
| 3:0   | EC_Current <sup>(32)</sup> | 4           | End-of-charge current level <sup>(33)</sup> . If the current is below this level in the constant voltage stage<br>of charging, the charger progresses to top off if enabled or is disabled.<br><b>0000: 20 mA</b> (default setting)<br>0001: 30 mA<br>0010: 40 mA<br>0010: 40 mA<br>0011: 50 mA<br>0100: 60 mA<br>0101: 70 mA<br>0110: 80 mA<br>0111: 90 mA<br>1000: 100 mA<br>1000: 100 mA<br>1001: 110 mA<br>1011: 130 mA<br>1100: 140 mA<br>1100: 150 mA<br>1110: 150 mA<br>1110: 160 mA |

### Notes:

32. Setting EC\_Current below 120 mA is not recommended.33. The end-of-charge current can be set above the fast charge current. This is not recommended.

### Table 28. Charger Ctrl5

Address: 12h

Reset Value: xxxx\_1000

Type: Read/Write

| Bit # | Name       | Size(Bits) | Description  |
|-------|------------|------------|--|
| 7:4   | DoNotUse   | 4          | N/A  |
| 3:0   | CV_Voltage | 4          | Constant voltage level. Charger maintains constant voltage when V <sub>BAT</sub> is this level:<br>0000: 4.00 V<br>0001: 4.04 V<br>0010: 4.08 V<br>0011: 4.10 V<br>0100: 4.12 V<br>0101: 4.14 V<br>0110: 4.16 V<br>0111: 4.18 V<br><b>1000: 4.20 V</b> (default setting)<br>1001: 4.22 V<br>1010: 4.24 V<br>1011: 4.26 V<br>1100: 4.28 V<br>1101: 4.30 V<br>1110: 4.32 V<br>1111: 4.35 V |

### Table 29. Manual S/W<sup>(34)</sup>

Address: 13h

Reset Value: 000000x0

Type: Read/Write

| Bit # | Name                   | Size(Bits) | Description   |  |  |  |  |  |
|-------|------------------------|------------|---|--|--|--|--|--|
| 7:5   | DM_CON<br>Switching    | 3          | 000: Open switch<br>001: DM_CON connected to DM_HOST of USB port<br>011: DM_CON connected to TxD_HOST of UART port<br>All other values: DoNotUse                |  |  |  |  |  |
| 4:2   | DP_CON<br>Switching    | 3          | 000: Open switch         001: DP_CON connected to DP_HOST of USB port         011: DP_CON connected to RxD_HOST of UART port         All other values: DoNotUse |  |  |  |  |  |
| 1     | DoNotUse               | 1          | N/A   |  |  |  |  |  |
| 0     | JIG_ON <sup>(35)</sup> | 1          | 1: JIG output=GND<br>0: JIG output=High Impedance   |  |  |  |  |  |

### Notes:

34. When switching between manual switch configurations on a single attach, the accessory must pass through an "000: Open Switch" state between configurations. Manual Modes must have an accessory attached prior to operation. The FSA9591 does not configure per the Manual Modes register if an accessory has not been previously attached.

35. In normal operation, the JIG pin is used in the logic to drive the ON\_BT\_UP pin. When in Manual Mode, the JIG pin is not used in the logic to drive the ON\_BT\_UP pin.

### Table 30. Reset

Address: 14h

Reset Value: xxxx\_xx00

Type: Write/Clear

| Bit # | Name     | Size (Bits) | Description   |  |  |  |
|-------|----------|-------------|---|--|--|--|
| 7:2   | DoNotUse | 6           | N/A   |  |  |  |
| 1     | LC_Reset | 1           | 1: Resets the linear charger (upon reset, this bit clears itself)<br>0: Does not reset  |  |  |  |
| 0     | Reset    | 1           | 1: Resets the detection logic (upon reset, this bit clears itself)<br>0: Does not reset |  |  |  |

### Table 31. Interrupt 3

Address: 27h

Reset Value: xxxx\_xx00

Type: Read/Clear

| Bit # | Name        | Size (Bits) | Description  |  |  |  |  |
|-------|-------------|-------------|--|--|--|--|--|
| 7:2   | DoNotUse    | 6           | N/A  |  |  |  |  |
| 1     | EOC(1)      | 1           | 1: EOC threshold has been reached<br><b>0: EOC threshold not reached</b> (default)   |  |  |  |  |
| 0     | VBUS_CHG(2) | 1           | 1: VBUS status changed. Read Status 1 register to determine the current status of VBUS<br>0: VBUS status has not changed (default) |  |  |  |  |

### Notes:

36. VBUS\_CHG interrupt is triggered every time the V<sub>BUS</sub>\_Valid status bit in Status 1 changes state. Typical applications have this interrupt masked prior to attach to prevent both VBUS\_CHG and attach interrupt on attach. After an attach and the given accessory is detected, the application can unmask this interrupt to allow detection of powered accessories where V<sub>BUS</sub> is applied after attach.

37. EOC interrupt is triggered when the EOC threshold is reached. In cases where the top-off timer is disabled, there is both a battery\_charged and EOC interrupt that occur. If the top-off timer is enabled, the EOC interrupt is triggered when the top-off timer is enabled and internally masked until the top-off timer expires. This prevents multiple EOC interrupts if I<sub>BAT</sub> is oscillating during the top-off time.

### Table 32. Interrupt Mask 3

Address: 28h

Reset Value: xxxx\_xx11

Type: Read/Write

| Bit # | Name     | Size (Bits) | Description  |
|-------|----------|-------------|--|
| 7:2   | DoNotUse | 6           | N/A  |
| 1     | EOC      | 1           | 1: Interrupt in Interrupt Register is masked and does not interrupt processor                            |
| 0     | VBUS_CHG | 1           | <b>0: Interrupt in Interrupt Register is not masked and, when active, interrupts processor</b> (default) |

### 13. Layout Guidelines

### 13.1. PCB Layout Guidelines for High-Speed USB Signal Integrity


- 1. Place FSA9591 as close to the USB controller as possible. Shorter traces mean less loss, less chance of picking up stray noise, and less radiated EMI.
  - a) Keep the distance between the USB controller and the device less than one inch (< 25 mm).
  - b) For best results, this distance should be <18 mm. This keeps it less than one quarter (<sup>1</sup>/<sub>4</sub>) of the transmission electrical length.
- 2. Use an impedance calculator to ensure 90  $\Omega$  differential impedance for DP CON and DM CON lines.
- 3. Select the best transmission line for the application.
  - a) For example, for a densely populated board, select an edge-coupled differential stripline.
- 4. Minimize the use of vias and keep HS USB lines on same plane in the stack.
  - a) Vias are an interruption in the impedance of the transmission line and should be avoided.
  - b) Try to avoid routing schemes that generally force the use of at least two vias: one on each end to get the signal to and from the surface.
- 5. Cross lines, only if necessary, orthogonally to avoid noise coupling (traces running in parallel couple).
- 6. If possible, separate HS USB lines with GND to improve isolation.
  - a) Routing GND, power, or components close to the transmission lines can create impedance discontinuities.
- 7. Match transmission line pairs as much as possible to improve skew performance.
- 8. Avoid sharp bends in PCB traces; a chamfer or rounding is generally preferred.
- 9. Place decoupling for power pins as close to the device as possible.
  - a) Use low-ESR capacitors for decoupling if possible.
  - b) Use a tuned PI filter to negate the effects of switching power supplies and other noise sources, if needed.

### 13.2. Layout for GSM / TDMA Buzz Reduction

There are two possible mechanisms for TDMA / GSM noise to negatively impact performance. The first is the result of large current draw by the phone transmitter during active signaling when the transmitter is at full or almost-full power. With the phone transmitter dumping large amounts of current in the phone GND plane; it is possible for there to be temporary voltage excursions in the GND plane if not properly designed. This noise can be coupled back through the GND plane into the FSA9591 device and, although the FSA9591 has very good isolation; if the GND noise amplitude is large enough, it can result in noise coupling to the FSA9591. The second path for GSM noise is through electromagnetic coupling onto the signal lines.

In most cases, the noise introduced as a result is on the  $V_{\text{BAT}}$  and/or GND supply rails. Following are recommendations for PCB board design that help address these two sources of TDMA / GSM noise.


- 1. Provide a wide, low-impedance GND return path to both the FSA9591 and to the power amplifier that sources the phone transmit block.
- 2. Provide separate GND connections to PCB GND plane for each device. Do not share GND return paths.
- Add as large a decoupling capacitor as possible (≥1μF) between the V<sub>BAT</sub> pin and GND to shunt any power supply noise away from the FSA9591. Also add decoupling capacitance at the power amplifier (see reference application in Figure 1 for recommended decoupling capacitor values).
- 4. Add 33pF shunt capacitors on any PCB nodes with the potential to collect radiated energy from the phone transmitter.
- 5. Add a series  $R_{BAT}$  resistor prior to the decoupling capacitor on the  $V_{BAT}$  pin to attenuate noise prior to reaching the FSA9591.




| Oursels al   | Devenueter                                     | Recommended Value |      |      |      |  |  |
|--|--|-------------------|------|------|------|--|--|
| Symbol   | Parameter                                      | Min.              | Тур. | Max. | Unit | Notes  |  |
| $C_{\text{VREF}}$  | V <sub>REF</sub> Decoupling                    | 1                 | 10   | 100  | nF   | This capacitance can affect the startup timing of $V_{\text{REF}}$   |  |
| $C_{VLDO1}, C_{VLDO2}$   | V <sub>VLDOx</sub> Decoupling                  | 1                 |      |      | μF   |  |  |
| CCHG_CAP   | CHG_CAP Decoupling                             | 0.1               |      |      | μF   |  |  |
| C <sub>VDDIO</sub>   | V <sub>DDIO</sub> Decoupling                   | 0.1               | 1.0  |      | μF   |  |  |
| C <sub>VBAT1</sub>   | V <sub>BAT</sub> Decoupling                    | 0.1               |      |      | μF   |  |  |
| C <sub>VBAT2</sub>   | VBAT Decouping                                 | 2.2               | 4.7  | 10.0 | μF   |  |  |
| R <sub>PU</sub>  | Pull-up Values                                 |                   | 4.7  |      | kΩ   | These values are application specific.   |  |
| R <sub>ID_CON</sub> ,R <sub>DM_</sub><br>CON,R <sub>DP_CON</sub> | ID_CON, DP_CON and DM_CON<br>Series Resistance |                   | 2.2  |      | Ω    | Series resistance to improve surge performance of high-speed USB path.   |  |
| C <sub>TVS1</sub>  | High-Speed TVS Diodes                          |                   | 1    |      | pF   | Recommended high-speed TVS diodes to improve ESD performance.  |  |
| V <sub>TVS2</sub>  | High-Speed TVS Diode                           |                   |      | 32   | V    | $V_{BR}$ for TVS on the $V_{BUS_{IN}}$ line.   |  |
| R <sub>TVS2</sub>  | High-Speed TVS Diode                           |                   |      | 1.4  | Ω    | R <sub>ON</sub> for TVS on the V <sub>BUS_IN</sub> line.   |  |
| V <sub>TVS3</sub>  | TVS Diode                                      |                   |      | 6    | V    | V <sub>BR</sub> for TVS on the CHG_CAP line.   |  |
| R <sub>TVS3</sub>  | TVS Diode                                      |                   |      | 50   | mΩ   | R <sub>ON</sub> for TVS on the CHG_CAP line.   |  |
| C <sub>VBUS_IN</sub>   | V <sub>BUS_IN</sub> Decoupling                 | 1.0               | 4.7  | 10.0 | μF   | This is the recommended capacitance i the USB standard (for the downstream port $V_{\text{BUS}}$ capacitance specification). |  |
| Rleak  | DETBAT_N Maximum Leakage<br>Specification      |                   |      | 1    | GΩ   | This is the maximum leakage on<br>DETBAT_N pin to ensure proper<br>detection of no battery.                                  |  |
| CLOAD  | DETBAT_N Maximum Capacitance<br>Specification  |                   |      | 500  | pF   | This is the maximum capacitance for proper detection of the battery.   |  |
| R <sub>LOAD</sub>  | DETBAT_N Detection Threshold                   |                   |      | 100  | kΩ   | This is the maximum resistance for detection of battery present on DETBAT_N.   |  |
| R <sub>PD</sub>  | ON_BT_UP Pull-Down Resistance                  |                   | 100  |      | kΩ   | These values are application specific based on disable timing required for ON BT UP.   |  |


### **Product-Specific Dimensions**


| Product    | D    | E    | X    | Y    |
|------------|------|------|------|------|
| FSA9591UCX | 2.38 | 1.98 | 0.19 | 0.19 |





LAND PATTERN RECOMMENDATION (NSMD PAD TYPE)





NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.C. DIMENSIONS AND TOLERANCE
- PER ASMEY14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL  $\land$  CROWNS OF THE BALLS.
- $\frac{1}{2}$  PACKAGE NOMINAL HEIGHT IS 586 MICRONS  $\frac{1}{2}$  ±39 MICRONS (547-625 MICRONS).
- $\frac{F}{PRODUCT}$  FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILNAME: MKT-UC030ABrev1

**BOTTOM VIEW** 

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative