## DP7010G 10A DC-DC Intelligent dPOL

Bel Power Solutions **DP7010G** is an intelligent, fully programmable step-down point-of-load DC-DC converter integrating digital power conversion and intelligent power management.

It works with the DM7300 Series Digital Power Managers (DPM) which provides for synchronizing all system Power-On-Load regulators, for an elegant, flexible, low noise power system solution.

All key parameters, sequencing, tracking, fault protection, and compensation parameters of the DP7010G are programmable via Bel Power Solutions I<sup>2</sup>C based GUI. All settings can be changed by a user at any time during product development and service. Once programmed, the DPM remembers all settings and configures the DP7010G through a self-clocking single wire communication bus.

FLASH memory in the DPM allows changes to be made without the need to solder or rewire the regulator.

## **Key Features & Benefits**

- Input voltage range: 8 V 14 V
- Output voltage range: 0.7 5.5 V at 0 10 A
- Programmable dynamic output voltage positioning for better load transient response
- Choice of 500 KHz switching for highest efficiency or 1 MHz for lowest ripple noise
- Flexible fault response features
- Multiple turn-on/off slew rates and delays
- Digital filter compensation
- Synchronous operation with other supplies
- Real time performance monitoring
- Small footprint SMT package: 32 x 16 x 7.05 mm
- GUI based configuration for short development time
- Approved to the latest edition and amendment of ITE Safety standards, UL/CSA 60950-1 and IEC 60950-1





## **1. ABSOLUTE MAXIMUM RATINGS**

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long term reliability, and cause permanent damage to the converter.

PARAMETER	CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Inductor or Printed Circuit Board (PCB) Temperature	Input Voltage applied	-40	125	°C
Input Voltage	250 ms Transient		15	VDC
Output Current	(See Output Current De-rating Curves)	-8	10	ADC

## 2. ELECTRICAL SPECIFICATIONS

Specifications apply at the input voltage from 8 V to 14 V, output load from 0 to 10 A, ambient temperature from -40°C to 85°C. Test conditions include an output filter with 2 x 330  $\mu$ F 20 m $\Omega$  solid electrolytic, plus 1 x 22  $\mu$ F X7R ceramic output capacitors, unless otherwise noted.

### 2.1 INPUT SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Input voltage (V <sub>IN</sub> )		8		14	VDC
Input Current (at no load)	$V_{IN} = 14.0 V$ , $V_{OUT} = 3.3 V$		50		mADC
Undervoltage Lockout	Ramping Up			7.5	VDC
5	Ramping Down	5			VDC
VLDO Input Current	Current drawn from the external low voltage supply at VLDO = 8 V		50		mADC

## 2.2 OUTPUT SPECIFICATIONS

PARAMETER CONDITIONS / DE		NON	BAAV.	
	SCRIPTION MIN	NOM	MAX	UNITS
Output Voltage Range (V <sub>OUT</sub> )	0.7		5.5	VDC
Output Voltage Set point Resolution		2.5 mV	/ (1 LSB)	
Output Voltage Setpoint Accuracy 2 <sup>nd</sup> Vo Loop Enabled	l i i i i i i i i i i i i i i i i i i i	±(0.6%	+ 5 mV)	
Output Current (Iout) VIN MIN to VIN MAX	-5.5 <sup>1</sup>		7	ADC
Line Regulation VIN MIN to VIN MAX		±0.3		%Vout
Load Regulation 0 to IOUT MAX		±0.2		%Vout
Dynamic Regulation Slew rate 1A/µs, 50		50		mV
Peak Deviation     Fsw = 500 kHz to 10 <sup>o</sup> Settling Time     See Output Load Training		60		μs
$V_{IN} = 8.0 \text{ V}, V_{OUT} = 0.$	7 V	10		mV
Output Voltage Peak-to-Peak Ripple and $V_{IN} = 8.0 V, V_{OUT} = 2.0 V$	5 V	20		mV
Noise $V_{IN} = 8.0 \text{ V}, V_{OUT} = 5.$	5 V	40		mV
Scope BW = 20 MHz $V_{IN} = 14 V$ , $V_{OUT} = 0.7$	' V	18		mV
Full Load $V_{IN} = 14 V, V_{OUT} = 2.5$	ν V	35		mV
$V_{IN} = 14 V, V_{OUT} = 5.5$	ν V	50		mV
Temperature Coefficient $V_{IN} = 12 V, I_{OUT} = 0.5$	VIOUT MAX	20		ppm/°C
Switching Frequency		500		kHz
Programmable to		500 / 1000		KΠZ
Duty Cyclo Limit Default		90.5		%
Duty Cycle Limit Programmable, 1.56	% steps 3.125	5	100	%

<sup>1</sup> At negative (sink) output current (bus terminator mode) the efficiency of the DP7010G degrades resulting in increased internal power dissipation and switching noise. Therefore maximum allowable negative current under specific conditions is lower than the current determined from the de-rating curves shown in paragraph.



## **2.3 PROTECTION SPECIFICATIONS**

PARAMETER <i>Output Overcurrent Protection</i>	CONDITIONS / DESCRIPTION	MIN NOM	MAX	UNITS
Туре	Default	Non-Latching, 130	)ms period	
туре	Programmable	Latching/Non-L	atching	
Threshold	Default	132		%юит
	Programmable in 11 steps	36	132	%IOUT
Threshold Accuracy		-20	+20	%I <sub>OCP.SET</sub>
Output Overvoltage Protection				
Туре	Default	Non-Latching, 130	oms period	
.,,,,,	Programmable	Latching/Non-L	atching	
Threshold	Default	130		%IOUT
meshold	Programmable in 10% steps	110	130	%IOUT
Threshold Accuracy	Measured at $V_{O.SET} = 2.5 V$	-2	2	%I <sub>OCP.SET</sub>
Delay	From instant when threshold is exceeded until the turn-off command is generated	6		μs
Turn Off Behavior <sup>2</sup>	Default	Emergency Off		
	Programmable to	Critical Off / Emergency Off		
Output Undervoltage Protection				
Tumo	Default	Non-Latching, 130	Oms period	
Туре	Programmable	Latching/Non-Latching		
Thus the stat	Default	75		%Vo.set
Threshold	Programmable in 5% steps	75	90	%Vo.set
Threshold Accuracy	Measured at $V_{O.SET} = 2.5 V$	-2	2	%VUVP.SE
Delay	From instant when threshold is exceeded until the turn-off command is generated	6		μs
Turn Off BehaviorError! Bookmark not	Default	Sequenced	l Off	
defined.	Programmable to	Sequenced / Cr	itical Off	
Overtemperature Protection				
-	Default	Non-Latching, 130	)ms period	
Туре	Programmable	Latching/Non-L	atching	
Turn Off Threshold	Temperature is increasing	120		°C
Turn On Threshold	Temperature is decreasing after the module was shut down by OTP <sup>3</sup>	110		°C
Threshold Accuracy		-5	5	°C
Delay	From instant when threshold is exceeded until the turn-off command is generated	6		μs
Turn Off BehaviorError! Bookmark not	Default	Sequenced		
defined.	Programmable to	Sequenced / Cr	itical Off	
Tracking Protection (when Enabled)				
	Default	Disable	b	
Type	Default			
Туре	Programmable	Latching/Non-Latcl	ning, 130ms	
Type			ning, 130ms ±250	mVDC

<sup>2</sup> Sequenced Off: The turn-off follows the turn-off delay and slew-rate settings; Critical Off: At turn-off both low and high switches are immediately disabled; Catastrophic Off: At turn-off the high side switch is disabled and the low side switch is enabled.
<sup>3</sup> OTP clears when Overtemp Warning (Status Register TW bit) turns off.



Asia-Pacific +86 755 298 85888

Europe, Middle East +353 61 49 8941

North America +1 866 513 2839

BCD.00256\_AD2

Delay	From instant when threshold is exceeded until the turn-off command is generated	6		
Overtemperature Warning	anar the tarm on command to generated			
Threshold	Always enabled, reported in Status register (TW bit) <sup>4</sup>	110		°C
Threshold Accuracy	From Nominal Set Point	-5	+5	°C
Hysteresis		1.7		°C
Power Good Signal (PG pin)				
Logio	Vout is inside the PG window	High		
Logic	$V_{\mbox{\scriptsize OUT}}$ is outside the PG window	Low		
Lower Threshold	Default	90		%V <sub>0.SET</sub>
Lower Threshold	Programmable in 5% steps	90	95	%V <sub>O.SET</sub>
Linney Thursdaid	Default	110		%Vo.set
Upper Threshold	Programmable in 5% steps	105	110	%V <sub>O.SET</sub>
Threshold Accuracy	Measured at V <sub>O.SET</sub> = 2.5 V	-2	2	%V <sub>0.SET</sub>
	Default	0		
PG On Delay⁵	Programmable at	0, 10, 50, 1	50	ms
	Default	PG disabled whe	n V <sub>OUT</sub> ≤ V <sub>UV</sub> t	hreshold
PG Off Delay	Programmable same as PG On Delay	PG disabled at turn-off command (Reset function)		

 <sup>&</sup>lt;sup>4</sup> Temp Warning error same sign and proportional with OTP error.
 <sup>5</sup> From instant when threshold is exceeded until status of PG signal changes high



## 2.4 FEATURE SPECIFICATIONS

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Current Share					
Туре			Active, S	ingle Line	
Maximum Number of Modules Connected in Parallel	IOUT ≥ 20% IOUT NOM		4	4	
Current Share Accuracy	I <sub>OUT</sub> ≥ 20% I <sub>OUT NOM</sub>			±20	%I <sub>ОUT</sub>
Interleave					
Interlection (Dhace Shift)	Default		0		Degree
Interleave (Phase Shift)	Programmable in 22.5° steps	0		337.5	Degree
Sequencing <sup>6</sup>					
Turn ON Delay	Default		0		ms
Tum ON Delay	Programmable in 1 ms steps	0		255	ms
Turn OFF Delay	Default		0		ms
Turn OFF Delay	Programmable in 1 ms steps	0		63	ms
Tracking					
Turn ON Slew Rate	Default		0.05		V/ms
Tum ON Siew Hate	Programmable in 8 steps	0.05		2.07	V/ms
Turn OFF Slew Rate	Default		-0.05		V/ms
Turi OFF Siew nate	Programmable in 8 steps	-0.05		-2.0 <sup>7</sup>	V/ms
Optimal Voltage Positioning					
Load Regulation	Default		0		mV/A
	Programmable in 7 steps	0		2.45	mV/A
Feedback Loop Compensation					
Proportional (Kr)	Programmable	0.01		2	
Integral (Ti)	Programmable	1		100	μs
Differential (Td)	Programmable	1		100	μs
Differential Roll-Off (Tv)	Programmable	1		100	μs
Monitoring					
Voltage Monitoring Accuracy	12 Bit Resolution over 0.55.5 V	-0.5		0.5	%
Current Monitoring Accuracy	20% IOUT NOM < IOUT < IOUT NOM	-20		+20	%І <sub>ОUT</sub>
Temperature Monitoring Accuracy	Junction temperature of dPOL controller	-5		+5	°C
Remote Voltage Sense (+VS and –VS	ີ pins) <sup>e</sup>				
Voltage Drop Compensation	Between +VS and VOUT			300	mV
Voltage Drop Compensation	Between -VS and PGND			100	mV

<sup>&</sup>lt;sup>8</sup> For remote sense, it is recommended to place a 0.01-0.1μF ceramic capacitor between +VS and –VS pins as close to the dPOL converter as possible.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

<sup>&</sup>lt;sup>6</sup> Timing based on SD clock and subject to tolerances of SD.

<sup>&</sup>lt;sup>7</sup> Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment. See Rising and Falling Slew Rates.

## **2.5 SIGNAL SPECIFICATIONS**

Instruction         Pull Up Logic max safe Input         VDD4         V           SYNC/DATA Line (SD pin)         V         SYNC/DATA Line (SD pin)         V           VilL_sd         LOW level input voltage         -0.5         0.3 x VDD         V           VilL_sd         HIGH level input voltage         0.75 x VDD         VDD + 0.5         V           Vhyst_sd         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           Vol_         LOW level sink current @ 0.5 V         14         60         mA           Tr_sd         Maximum allowed rise time 10/90% VDD         300         ns           Chode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd = 0 V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         72         78         % of clock cycle           Inputs: ADDR0ADDR4, EN, IM         VI         V         VI         V         VI         V           VIL_x         LOW level input voltage         -0.5         0.3 x VDD         V         V           VIL_x </th <th>PARAMETER</th> <th><b>CONDITIONS / DESCRIPTION</b></th> <th>MIN</th> <th>NOM</th> <th>MAX</th> <th>UNITS</th>	PARAMETER	<b>CONDITIONS / DESCRIPTION</b>	MIN	NOM	MAX	UNITS
Big Markanian         France program water and program and program water and program and program water an	VDD	Internal supply voltage	3.15	3.3	3.45	V
VIL_sdLOW level input voltage-0.5 $0.3 \times VDD$ VVIH_sdHIGH level input voltage $0.75 \times VDD$ VDD + 0.5VVhyst_sdHysteresis of input Schmitt trigger $0.25 \times VDD$ $0.45 \times VDD$ VVoLLOW level sink current $0.5 V$ 14 $60$ mATr_sdMaximum allowed rise time 10/90% VDD $300$ nsCnode_sdAdded node capacitance $5$ $10$ pFlpu_sdPull-up current source at Vsd = 0 V $0.3$ $1.0$ mAFreq_sdClock frequency of external SD line $475$ $525$ kHzTsynqSync pulse duration $22$ $28$ % of clock crycleT0Data=0 pulse duration $72$ $78$ % of clock crycle <i>Inputs: ADDR0ADDR4, EN, IM</i> HIGH level input voltage $-0.5$ $0.3 \times VDD$ VVIL_xLOW level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VVH_xHIGH level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VVhyst_xLOW level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VViL_xLOW level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VVil_xLOW level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VVil_xLOW level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VVil_xLOW level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VVil_xLOW level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VVil_xLOW level input v	Logic In Max	Pull Up Logic max safe input			VDD+.4	V
NH_sd         HIGH level input voltage         0.75 x VDD         VDD + 0.5         V           Vhyst_sd         Hysteresis of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           Vol         LOW level sink current @ 0.5 V         14         60         mA           Tr,sd         Maximum allowed rise time 10/90% VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           lpu_sd         Pull-up current source at Vsd = 0 V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         KHz           Toynq         Sync pulse duration         22         28         % of clock crycle           Inputs: ADDR0ADDR4, EN, IM         VI_x         LOW level input voltage         -0.5         0.3 x VDD         V           VI_x         LOW level input voltage         0.7 x VDD         VDD+0.5         V           VI_x         HGH level input voltage         0.1 x VDD         0.3 x VDD         V           VH_x         HGH level input voltage         0.7 x VDD         VDD+0.5         V           VI_x         LOW level input voltage         0.7 x VDD         0.3 x VDD         V	SYNC/DATA Line (SD pin)					
Procession of input Schmitt trigger         0.25 x VDD         0.45 x VDD         V           VoL         LOW level sink current @ 0.5 V         14         60         mA           Tr_sd         Maximum allowed rise time 10/90% VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd = 0 V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           To         Data=0 pulse duration         72         78         cycle           Inputs: ADDR0ADDR4. EV. IM         VI         VI         VI         ND         V           VIL_x         LOW level input voltage         -0.5         0.3 x VDD         V           VIL_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Roh_ADDR         External pull down resistance ADDRX forced low PG         25         110         µA           Iup_PG         Pull-up current source input forced low PG         25         10.3 x VDD         V           VIL_x	ViL_sd	LOW level input voltage	-0.5		0.3 x VDD	V
Vol.         LOW level sink current @ 0.5 V         14         60         mA           YoL         LOW level sink current @ 0.5 V         14         60         mA           Tr_sd         Maximum allowed rise time 10/90% VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           Ipu_sd         Pull-up current source at Vsd = 0 V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           TO         Data=0 pulse duration         72         78         % of clock cycle           Inputs: ADDR0ADDR4. EN. IM         VIL_x         LOW level input voltage         0.7 x VDD         VDD +0.5         V           VIL_x         LOW level input voltage         0.7 x VDD         VDD +0.5         V         V           VIL_x         HIGH level input voltage         0.7 x VDD         0.3 x VDD         V           Rdn_ADDR         forced low         Ratemal pull down resistance ADDRX         10         kOhm           Power Good and OK Inputs/Outputs         Up_Q         Up_Q         0.3 x VDD	ViH_sd	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V
Tr_sd         Maximum allowed rise time 10/90% VDD         300         ns           Cnode_sd         Added node capacitance         5         10         pF           lpu_sd         Pull-up current source at Vsd = 0 V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           T0         Data=0 pulse duration         72         78         % of clock cycle           Inputs: ADDR0ADDR4, EN, IM         VIL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_X         LOW level input voltage         0.7 x VDD         VDD+0.5         V           Vil_X         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Power Good and OK Inputs/Outputs         External pull down resistance ADDRX         10         kOhm           Power Good and OK Inputs/Outputs         External pull down resistance ADDRX         10         kOhm           Power Good and OK Inputs/Outputs         U         10         kOhm         10         kOhm           Pouce Good and OK Inputs/Outputs         Dulup current source input forced low OK         17	Vhyst_sd	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
Concode_sidAdded node capacitance510pFlpu_sidPull-up current source at Vsd = 0 V0.31.0mAFreq_sidClock frequency of external SD line475525kHzTsynqSync pulse duration2228% of clock cycleT0Data=0 pulse duration7278% of clock cycle <i>Inputs: ADDR0ADDR4, EN, IM</i> 720.3 x VDDVVIL_xLOW level input voltage-0.50.3 x VDDVVIL_xHGH level input voltage0.7 x VDDVDD+0.5VVil_xHIGH level input voltage0.1 x VDD0.3 x VDDVRdnL_ADDRExternal pull down resistance ADDRX forced low10kOhmPower Good and OK Inputs/OutputsPull-up current source input forced low OK175725 $\mu$ AIup_PGPull-up current source input forced low OK175725 $\mu$ AViL_xLOW level input voltage-0.50.3 x VDDVViL_xLOW level input voltage0.7 x VDD0.3 x VDDVViL_xLOW level input voltage0.7 x VDD0.3 x VDDVViL_xLOW level input voltage0.1 x VDD0.3 x VDDVViL_xLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)VIVIVIVIVIVI_CSHIGH level input voltage-0.50.3 x VDDVVIL_SLOW level sink current at 0.5 V0.45 x VDDVIVI<	VoL	LOW level sink current @ 0.5 V	14		60	mA
Interface         Pull-up current source at Vsd = 0 V         0.3         1.0         mA           Ipu_sd         Pull-up current source at Vsd = 0 V         0.3         1.0         mA           Freq_sd         Clock frequency of external SD line         475         525         kHz           Tsynq         Sync pulse duration         22         28         % of clock cycle           Inputs: ADDR0ADDR4, EN, IM         V         VIL_x         LOW level input voltage         0.7 x VDD         VDD+0.5         V           VIL_x         LOW level input voltage         0.7 x VDD         VDD+0.5         V           Vil_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           RdnL_ADDR         External pull down resistance ADDRX forced low         10         kOmm           Power Good and OK Inputs/Outputs         10         kOmm         KOmm           Power Good and OK Inputs/Outputs         -0.5         0.3 x VDD         V           VIL_x         LOW level input voltage         -0.5         0.3 x VDD         V           VIL_x         LOW level input voltage         0.7 x VDD         VDD+0.5         V           VIL_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V <td>Tr_sd</td> <td>Maximum allowed rise time 10/90% VDD</td> <td></td> <td></td> <td>300</td> <td>ns</td>	Tr_sd	Maximum allowed rise time 10/90% VDD			300	ns
Freq_sdClock frequency of external SD line475525kHzFreq_sdSync pulse duration2228% of clock cycleT0Data=0 pulse duration7278% of clock cycleInputs: ADDR0ADDR4, EN, IMVVVVVIL_xLOW level input voltage-0.5 $0.3 \times VDD$ VVIL_xHIGH level input voltage $0.7 \times VDD$ $VDP+0.5$ VVit_xHIGH level input schmitt trigger $0.1 \times VDD$ $0.3 \times VDD$ VRdn_ADDRExternal pull down resistance ADDRX forced low10kOhmPower Good and OK Inputs/OutputsVVVIup_PGPull-up current source input forced low PG25110 $\mu$ AIup_OKPull-up current source input forced low OK175725 $\mu$ AViL_xLOW level input voltage $0.7 \times VDD$ VDp+0.5VViL_xLOW level input voltage $0.7 \times VDD$ VDp+0.5VViL_xLOW level input voltage $0.7 \times VDD$ VDp+0.5VViL_xLOW level input voltage $0.7 \times VDD$ VDp+0.5VViL_xHIGH level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VViL_xLOW level sink current at $0.5 V$ 420mAViL_xHIGH level input voltage $0.7 \times VDD$ $0.3 \times VDD$ VViL_xLOW level sink current at $0.5 V$ $0.84$ $3.1$ mAViL_CSHIGH level input voltage $0.75 \times VDD$ $0.45 \times VDD$ <	Cnode_sd	Added node capacitance		5	10	pF
Tsynq         Sync pulse duration         22         28         % of clock cycle           T0         Data=0 pulse duration         72         78         % of clock cycle           Inputs: ADDR0ADDR4, EN, IM         VIL_x         LOW level input voltage         -0.5         0.3 x VDD         V           VIL_x         LOW level input voltage         -0.5         0.3 x VDD         V           VIH_x         HIGH level input voltage         0.7 x VDD         VDP+0.5         V           Vit_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX         10         kOhm           Power Good and OK Inputs/Outputs         10         kOhm           Power Good and OK Inputs/Outputs         10         μA           lup_OK         Pull-up current source input forced low OK         175         725         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_x         LOW level input voltage         0.7 x VDD         VDD+0.5         V           ViL_x         LOW level input voltage <td< td=""><td>lpu_sd</td><td>Pull-up current source at Vsd = 0 V</td><td>0.3</td><td></td><td>1.0</td><td>mA</td></td<>	lpu_sd	Pull-up current source at Vsd = 0 V	0.3		1.0	mA
TsynqSync pulse duration2228cycleT0Data=0 pulse duration7278% of clock cycleInputs: ADDR0ADDR4, EN, IMViL_xLOW level input voltage-0.50.3 x VDDVViL_XHIGH level input voltage-0.7 x VDDVDP+0.5VVityst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVRdnL_ADDRExternal pull down resistance ADDRX forced low10kOhmPower Good and OK Inputs/OutputsFull-up current source input forced low PG25110μAIup_PGPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.50.3 x VDDVViL_xLOW level sink current at 0.5 V420mAOutperCSUW level sink current at 0.5 V420mAUp_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViL_CSHIGH level input voltage0.75 x VDDVDP+0.5VViL_CSLOW level input voltage-0.50.3 x VDDVViL_CSHIGH level input voltage-0.5 x VDD0.45 x VDDVViL_CSHigH level input voltage<	Freq_sd	Clock frequency of external SD line	475		525	kHz
T0         Data=0 pulse duration         72         78         % of clock cycle           Inputs: ADDR0ADDR4, EN, IM         ICOW level input voltage         -0.5         0.3 x VDD         V           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         VD           VIL_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vil_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Vilyst_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Rdn_ADDR         External pull down resistance ADDRX forced low         10         kOhm           Power Good and OK Inputs/Outputs         F         10         μA           Iup_PG         Pull-up current source input forced low PG         25         110         μA           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_x         LOW level input voltage         0.1 x VDD         0.3 x VDD         V           ViL_x         LOW level sink current at 0.5 V         4         20         mA           furg_CS         Pull-up current source at VCS = 0 V         0.84         3.1         mA           UIp_CS	Tsynq	Sync pulse duration	22		28	
Inputs: ADDR4. EN, IM           ViL_x         LOW level input voltage         -0.5         0.3 x VDD         V           ViL_x         HIGH level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         Hysteresis of input Schmitt trigger         0.1 x VDD         0.3 x VDD         V           RdnL_ADDR         External pull down resistance ADDRX forced low         0.1 x VDD         0.3 x VDD         V           Power Good and OK Inputs/Outputs         External pull down resistance ADDRX forced low         10         μAOm           Power Good and OK Inputs/Outputs         External pull down resistance ADDRX forced low         175         725         μA           Iup_PG         Pull-up current source input forced low OK         175         725         μA           VL_x         LOW level input voltage         -0.5         0.3 x VDD         V           VIL_x         LOW level input voltage         0.7 x VDD         VDD+0.5         V           Vhyst_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           Vhyst_x         HIGH level input voltage         0.1 x VDD         0.3 x VDD         V           VlL_x         LOW level sink current at 0.5 V         4         20         mA <t< td=""><td>ТО</td><td>Data=0 pulse duration</td><td>72</td><td></td><td>78</td><td>% of clock</td></t<>	ТО	Data=0 pulse duration	72		78	% of clock
NumberHigh level input voltage0.7 x VDDVDD+0.5VViH_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVRdnL_ADDRExternal pull down resistance ADDRX forced low10kOhmPower Good and OK Inputs/OutputsIup_PGPull-up current source input forced low PG25110µAIup_OKPull-up current source input forced low OK175725µAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVolt_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mAViL_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSHIGH level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VViH_CSHIGH level input voltage0.50.3 x VDDVViH_CSHIGH level input voltage0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VViH_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVViH_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVViH_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVViHLOW level sink current at 0.5V1460	Inputs: ADDR0ADDR4, E	EN, IM				0,010
Vhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVRdnL_ADDRExternal pull down resistance ADDRX forced low10kOhmPower Good and OK Inputs/OutputsIup_PGPull-up current source input forced low PG25110μAIup_OKPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDD0.3 x VDDVVots_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)Pull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VViH_CSLOW level input voltage0.75 x VDDVDD+0.5VViH_CSHIGH level input voltage0.25 x VDD0.45 x VDDVViH_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVVihyst_CSLOW level sink current at 0.5V1460mA	ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
RdnL_ADDRExternal pull down resistance ADDRX forced low10kOhmPower Good and OK Inputs/OutputsForced lowProver Good and OK Inputs/OutputsPower Good and OK Inputs/Outputslup_PGPull-up current source input forced low PG25110μAlup_OKPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VViH_CSHiGH level input voltage0.75 x VDDVDD+0.5VVihgt_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVVingt_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVVingt_CSLOW level sink current at 0.5V1460mA	ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
HanL_ADDHforced low10KOhmPower Good and OK Inputs/OutputsIup_PGPull-up current source input forced low PG25110μAIup_OKPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)ViL_CSLOW level input voltage-0.50.3 x VDDVViL_CSHIGH level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage-0.50.3 x VDDVVihgt_CSHIGH level input voltage0.75 x VDDVDD+0.5VVihgt_CSHugt level sink current at 0.5V1460mA	Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
Iup_PGPull-up current source input forced low PG25110μAIup_OKPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVihgt_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	RdnL_ADDR				10	kOhm
Iup_OKPull-up current source input forced low OK175725μAViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage-0.5 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	Power Good and OK Input	ts/Outputs				
ViL_xLOW level input voltage-0.50.3 x VDDVViH_xHIGH level input voltage0.7 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVloLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)lup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage-0.5VDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVloLLOW level sink current at 0.5V1460mA	lup_PG	Pull-up current source input forced low PG	25		110	μA
VIL_XHIGH level input voltage0.1 x VDDVDD+0.5VVhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)Iup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	lup_OK	Pull-up current source input forced low OK	175		725	μA
Vhyst_xHysteresis of input Schmitt trigger0.1 x VDD0.3 x VDDVIoLLOW level sink current at 0.5 V420mACurrent Share Bus (CS pin)Pull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
InjectLow level sink current at 0.5 V420mACurrent Share Bus (CS pin)lup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Current Share Bus (CS pin)lup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	Vhyst_x	Hysteresis of input Schmitt trigger	0.1 x VDD		0.3 x VDD	V
Iup_CSPull-up current source at VCS = 0 V0.843.1mAViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	loL	LOW level sink current at 0.5 V	4		20	mA
ViL_CSLOW level input voltage-0.50.3 x VDDVViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	Current Share Bus (CS pin	Ŋ				
ViH_CSHIGH level input voltage0.75 x VDDVDD+0.5VVhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	lup_CS	Pull-up current source at VCS = $0 V$	0.84		3.1	mA
Vhyst_CSHysteresis of input Schmitt trigger0.25 x VDD0.45 x VDDVIoLLOW level sink current at 0.5V1460mA	ViL_CS	LOW level input voltage	-0.5		0.3 x VDD	V
IoLLOW level sink current at 0.5V1460mA	ViH_CS	HIGH level input voltage	0.75 x VDD		VDD+0.5	V
	Vhyst_CS	Hysteresis of input Schmitt trigger	0.25 x VDD		0.45 x VDD	V
Tr_CS Maximum allowed rise time 10/90% VDD 100 ns	loL	LOW level sink current at 0.5V	14		60	mA
	Tr_CS	Maximum allowed rise time 10/90% VDD			100	ns



## 3. PIN ASSIGNMENTS AND DESCRIPTIONS

PIN NAME	PIN NUMBER	PIN TYPE	BUFFER TYPE	PIN DESCRIPTION	NOTES
NC	1			Not Used	Not connected internally
IM	2			Not Used	Leave floating
NC	3			Not Used	Leave floating
NC	4			Not Used	Leave floating
NC	5			Not Used	Leave floating
NC	6			Not Used	Leave floating
NC	7			Not Used	Leave floating
NC	8			Not Used	Leave floating
VREF	9		А	Not Used	Nominally 2.5 V. Leave floating
EN	10			Not Used	Leave Floating
ОК	11	I/O	PU	Fault/Status Condition	Connect to OK pin of the DPM and any other dPOLs of the same group.
SD	12	I/O	PU	Sync/Data Line	Connect to SD pin of DPM
PG	13	I/O	PU	Power Good	Pin state reflected in Status Register.
TRIM	14			Not Used	Leave floating
CS	15	I/O	PU	Current Share	Connect to CS pin of other dPOLs connected in parallel. Leave floating if not in sharing.
ADDR4	16	I	PU	dPOL Address Bit 4	Tie to PGND for 0 or leave floating for 1
ADDR3	17	I	PU	dPOL Address Bit 3	Tie to PGND for 0 or leave floating for 1
ADDR2	18	I	PU	dPOL Address Bit 2	Tie to PGND for 0 or leave floating for 1
ADDR1	19	I.	PU	dPOL Address Bit 1	Tie to PGND for 0 or leave floating for 1
ADDR0	20	I	PU	dPOL Address Bit 0	Tie to PGND for 0 or leave floating for 1
-VS	21	I.	PU	Negative Voltage Sense	Connect to the negative point close to the load or PGND
+VS	22	I	PU	Positive Voltage Sense	Connect to the positive point close to the load or VOUT
VOUT	23	Р		Output Voltage	
PGND	24	Р		Power Ground	
VIN	25	Р		Input Voltage	


Legend: I = Input, O = Output, I/O = Input/Output, P = Power, A = Analog, PU = Internal Pull-up




**Asia-Pacific** +86 755 298 85888

Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

## 4. TYPICAL PERFORMANCE CHARACTERISTICS



**4.1 THERMAL DERATING CURVES** 







Figure 2. Available output current vs. ambient air temperature and airflow rates for converter DP7010G mounted horizontally with air flowing from input to output, MOSFET temperature 120 C, Vin = 12 V, Vout = 5 V, and Fsw= 1MHz



## **4.2 EFFICIENCY CURVES**





Figure 3. Efficiency vs. Load, Vin = 12 V, Fsw = 500 KHz






Figure 5. Dissipation vs Voltage. Iout = 7 A, Fsw = 500kHz



## 5. PROGRAMMABLE FEATURES

Performance parameters of DP7010G dPOL converters are programmed by the system DPM over a self-clocking single wire bus as need. Each parameter is stored in FLASH memory in the DPM and loaded into volatile memory registers in the dPOL control chip detailed in Table 1. Setup registers 00h through 14h are programmed at the system power-up. When the input voltage is removed, the dPOL controller's default values are restored.

CONFIGUR	CONFIGURATION REGISTERS								
Name	Register	Address							
PC1	Protection Configuration 1	0x00							
PC2	Protection Configuration 2	0x01							
PC3	Protection Configuration 3	0x02							
TC	Tracking Configuration	0x03							
INT	Interleave and Frequency Configuration	0x04							
DON	Turn-On Delay	0x05							
DOF	Turn-Off Delay	0x06							
VLC	Voltage Loop Configuration	0x07							
CLS	Current Limit Set-point	0x08							
DCL	Duty Cycle Limit	0x09							
PC4	Protection Configuration 4	0x0A							
V1H	Output Voltage Setpoint 1 (Low Byte)	0x0B							
V1L	Output Voltage Setpoint 1 (High Byte)	0x0C							
V2H	Output Voltage Setpoint 2 (Low Byte)	0x0D							
V2L	Output Voltage Setpoint 2 (High Byte)	0x0E							
V3H	Output Voltage Setpoint 3 (Low Byte)	0x0F							
V3L	Output Voltage Setpoint 3 (High Byte)	0x10							
CP	Controller Proportional Coefficient	0x11							
CI	Controller Integral Coefficient	0x12							
CD	Controller Derivative Coefficient	0x13							
B1	Controller Derivative Roll-Off Coefficient	0x14							
STATUS RE									
Name	Register	Address							
RUN	Run enable / status	0x15							
ST	Status	0x16							
MONITORII									
Name	Register	Address							
VOH	Output Voltage High Byte (Monitoring)	0x17							
VOL	Output Voltage Low Byte (Monitoring)	0x27							
IO	Output Current (Monitoring)	0x18							
TMP	Temperature (Monitoring)	0x19							

### Table 1. DP7010 Memory Registers

Setup registers 00h through 14h are programmed at the system power-up. When the user programs new performance parameters, they are stored in the DPM, which overwrites the values in the registers with the new data. Upon removal of the input voltage, the default values are restored.

DP7010G converters can be programmed using the Graphical User Interface or directly via the I<sup>2</sup>C bus by using high and low level commands as described in the "DPM Programming Manual".

DP7010G parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the dPOL output is turned off.



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 49 8941

BCD.00256 AD2

9

## **5.1 OUTPUT VOLTAGE**

The output voltage can be programmed in the GUI Output Configuration window shown in the Figure 6 or directly via the  $I^2C$  bus by writing into the VOS register shown in Figure 7.

Note that the GUI shows the effect of setting PG, OV and UV limits as both values and graphical limit bars. Vertical hashed lines are error bars for the Overcurrent (OC) limit.




Figure 6. Output Configuration Window

### 5.1.1 OUTPUT VOLTAGE SETPOINT

The output voltage programming range is from 0.7 V to 5.5 V. The resolution is constant across the range and is 2.5 mV. A Total of 3 registers are provided: one should be used for the normal setpoint voltage; the other two can be used to define a low/high margining voltage setpoint. Note that each register is 16bit wide and that the high byte needs always to be written / read first. The writing of the low byte triggers the refresh of the whole 16bit register (the high byte is written to a shadow register).

	tput Voltage Set-Point : 0x0B 0x10				
	Coefficient		Addr	Bits	Default
V1H	First Vo Setpoint High E	0x0B	8		
V1L	First Vo Setpoint Low E	Byte	0x0C	8	
V2H	Second Vo Setpoint High	0x0D	8		
V2L	Second Vo Setpoint Low	0x0E	8		
V3H	Third Vo Setpoint High I	Third Vo Setpoint High Byte			
V3L	Third Vo Setpoint Low E	Byte	0x10	8	
Mapping - 12 bit c - 1LSB =	data word, left aligned	0	sters are read write and rea		

Figure 7. Output Voltage Setpoint Register VOS

Unlike other configuration registers, the dPOL controller's VOS registers are dynamic. Changes to VOS values can be made while the output is enabled over the I2C bus through register bypass commands and the dPOL will change its output immediately.



### 5.1.2 OUTPUT VOLTAGE MARGINING

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the dPOL Configuration window or directly via the I<sup>2</sup>C bus using high level commands as described in the "DM7300 Digital Power Manager Programming Manual".

In order to properly margin dPOLs that are connected in parallel, the dPOLs must be members of one of the Parallel Buses. Refer to the GUI System Configuration Window shown in Figure 46.




Figure 8. Optimal Voltage Positioning Concept

### 5.1.3 OUTPUT LOAD REGULATION CONTROL

Load Regulation provides for dynamic output voltage change proportional to load current. This feature helps to improve step load response by changing the VI characteristic slope at the point of regulation. This can be programmed in the GUI Output Configuration window shown in Figure 6 or directly via the I<sup>2</sup>C bus by writing into the CLS register shown in Figure 24. Load Regulation can be set to one of eight values: 0, 0.74, 1.48, 2.22, 2.96, 3.71, 4.45, or 5.19 mv/A. Figure 9 shows a DP7010G dPOL with 0 mv/A (load current) regulation. Alternating high and low output load currents causes large transients in Vout to appear with each change.




Figure 9. Transient Response with Regulation set to 0 mV/A.

Figure 10. Transient response with non-zero Regulation.

As the Load Regulation parameter is increased, step offsets in output voltage begin to appear, as shown in Figure 10. The Load Regulation parameter is an important part of Current Sharing. It is used to set one dPOL as a "master", by assigning a lower mV/A load regulation than all other dPOLs which share the load as "slaves". The dPOL with the lowest Regulation parameter sets the effective overall regulation. (See Current Sharing elsewhere in this document.)



Asia-Pacific I +86 755 298 85888

Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

© 2022 Bel Power Solutions & Protection

## **5.2 SEQUENCING AND TRACKING**

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the dPOL Configure Sequencing window shown in Figure 11 or directly via the I<sup>2</sup>C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 12, Figure 14 and Figure 15.



Figure 11. dPOL Configure Sequencing Window

## 5.2.1 TURN-ON DELAY

Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.

DON: Turn-On Delay Configuration Address:								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DON7	DON6	DON5	DON4	DON3	DON2	DON1	DON0	
Bit 7							Bit 0	
Bit 7:0	-	ms (defaul ms	delay in m t)	s				

Figure 12. Turn-On Delay Register DON

### 5.2.2 TURN-OFF DELAY

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate





is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 13.




Figure 13. Relationship between Turn-Off Delay and Falling Slew Rate

As it can be seen from the figure, the internally calculated delay  $T_D$  is determined by the equation below.

$$T_D = T_{DF} - \frac{V_{OUT}}{dV_F} / \frac{V_{OUT}}{dT}$$

For proper operation T<sub>D</sub> shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.

If the falling slew rate control is not utilized, the turn-off delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

Addres	s: 0x06								
U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1		
		DOF5	DOF4	DOF3	DOF2	DOF1	DOF0		
Bit 7							Bit 0		
Bit 7:6	•	Unimplemented: read as '0' DOF[5:0]: Turn-Off delay in ms							
Bit	0x00 = 0x01 =								
5:0	0x0B =	11ms (defa	ult)						
	 0x3F =	63ms							

Figure 14. Turn-Off Delay Register DOF

### **5.3 TURN-ON/OFF CONTROL**

Once delays are accounted for, turn-on and turn-off characteristics are simply a function of slew rates, which are selectable.

#### 5.3.1 **RISING AND FALLING SLEW RATES**

Output voltage ramp up (and down) control is accomplished by programming the rising and falling slew rates of the output voltage, supported in the GUI as shown in Figure 11, which is implemented by the DPM through writing data to the TC register, Figure 15.



Asia-Pacific Europe, Middle East +86 755 298 85888 +353 61 49 8941

**North America** +1 866 513 2839

BCD.00256 AD2

TC: Trac Address	king Config : 0x03	juration					
U	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
	R2	R1	R0	SC	F2	F1	F0
Bit 7							Bit 0
Bit 7	<b>R[2:0]</b> : V 0 = 0.05 1 = 0.1 V	/ms (defau	ew rate ault when ir	n bus termi	nator mode	e)	
Bit 6:4	2 = 0.2 V/ms 3 = 0.25 V/ms 4 = 0.5 V/ms 5 = 1.0 V/ms 6 = 2.0 V/ms 7 = Reserved <b>SC</b> : Turn-off slew rate control						
Bit 3	0 = disab 1 = enab	oled led (defaul o falling sle V/ms //ms	t)				
Bit 2:0		//ms (defa //ms //ms		n bus term	inator mod	le)	

Figure 15. Tracking Configuration Register TC

To achieve programmed slew rates, the output voltage is being changed in 10mV steps where duration of each step determines the slew rate. For example, ramping up a 1.0V output with a slew rate of 0.5V/ms will require 100 steps duration of 20µs each.

Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM. Since all dPOLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be seen in Figure 16 and Figure 21.

During the turn on process, a dPOL not only delivers current required by the load (ILOAD), but also charges the load capacitance. The charging current can be determined from the equation below:

$$I_{CHG} = C_{LOAD} \times \frac{dV_R}{dt}$$

Where, CLOAD is load capacitance, dVR/dt is rising voltage slew rate, and ICHG is charging current.

When selecting the rising slew rate, a user needs to ensure that

$$I_{LOAD} + I_{CHG} < I_{OCP}$$

Where IOCP is the overcurrent protection threshold of the dPOL. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this, dVR/dt and the overcurrent protection threshold should be programmed to meet the condition above.

## 5.3.2 DELAY AND SLEW RATE COMBINATION

The effect of setting slew rates and turn on/off delays is illustrated in the following sets of figures.






Figure 16. Tracking Turn-On. Rising Slew Rate is programmed at 0.5V/ms for each output.







Figure 18. Sequenced Turn-On. Rising Slew Rate is programmed at 1V/ms. V2 Delay is 2ms, V3 delay is 4ms.



15

Figure 17. Turn-On with Different Rising Slew Rates. Rising Slew Rates are V1-1V/ms, V2-0.5V/ms, V3-0.2V/ms.





### 5.3.3 PRE-BIAS

In some applications, current leaking from a powered circuit to an unpowered bus, typically through ESD protection diodes, will accumulate charge on the unpowered bus filter capacitors. d-pwer® controller in the DP7010G holds off turn on its output until the desired ramp up point crosses the pre-bias point, as seen in Figure 20.



Asia-Pacific Eu +86 755 298 85888

Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

© 2022 Bel Power Solutions & Protection




Figure 20. Turn On into Prebiased Load. V3 is Prebiased by V2 via a Diode.

Figure 20 was captured with an actual system where a diode was added to pre-bias a 1.5 V bus from a 1.85 V bus in order to simulate the effect of current leakage through protection circuits of unpowered logic connected to powered logic outputs (a common source of pre-bias in power systems).

## **5.4 TURN-OFF CHARACTERISTICS**

Turn of captures show that combining turn off delays and ramp rates. Note that while turnoff delays have a lower upper time limit as compared to turn on delays, all ramp down rates are available independently to turn on and off.





Figure 21. Tracking Turn-Off. Falling Slew Rate is programmed at 0.5V/ms.



### 5.5 FAULTS, ERRORS AND WARNINGS

All dPOL series converters have a comprehensive set of programmable fault and error protection functions that can be classified into three groups based on their effect on system operation: warnings, faults, and errors. These are *warnings, errors* and *faults*. Warnings include Thermal (Overtemperature limit near) and Power Good (a warning in a negative sense.) Faults in DP7xxx and DP8xxx series sPOLs include overcurrent protection, overvoltage, overtemperature and tracking failure detection. Errors include only undervoltage. Control of responses to Faults and Errors are distributed between different dPOL registers and are configurable in the GUI.

Thresholds of overcurrent, over- and undervoltage detection, and Power Good limits can be programmed in the GUI Output Configuration window (Figure 6) or directly via the  $I^2C$  bus by writing into the PC2 registers shown in Figure 23.



PC2: Pr Addres		Configur	ation Reg	gister 2 <sup>1)</sup>					
U	U	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0		
		PGHL	PGLL	OVPL1	OVPL0	UVPL1	UVPL0		
Bit 7							Bit 0		
Bit7: 6	Unimplemented: read as '0'								
Bit 5	PGHL: Power Good High Level $1 = 105\%$ of Vo $0 = 110\%$ of Vo (default)								
Bit 4	<b>PGLL</b> : Power Good Low Level 1 = 95% of Vo 0 = 90% of Vo (default)								
Bit 3:2	00 = 11 01 = 12 10 = 13	0% of Vo 20% of Vo	o (default)		vel				
Bit 1:0	00 = 75 01 = 80 10 = 85 11 = 90	5% of Vo 0% of Vo 5% of Vo 0% of Vo	. ,						
<sup>1)</sup> This r	egister c	an only b	e written	when PW	/M is not	active (R	UN[RUN] is '0')		

Figure 23. Protection Configuration Register PC2

Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

Overcurrent limits are set either in the GUI dPOL Output configuration dialog or in the dPOL's CLS register as shown in Figure 24.

Note that the CLS register includes bits which control the Regulation option settings. When writing into this register be careful to not change Regulation by accident.

CLS: Cur Address:	rrent Limit 9 0x08	Setting					
R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1
LR2	LR1	LR0	TCE	CL3	CL2	CL1	CL0
Bit 7							Bit 0
Bit 7:5		V/A/Ω V/A/Ω V/A/Ω V/A/Ω V/A/Ω		ng			
Bit 4	0 = disab 1 = enab	led led (default	t)		rrent Limita		
Bit 3:0	0x0 = 37 0x1 = 47  0xB = 14	% % 0% (defaul	It)		o Stational 0xB (140%		3

Figure 24. Current Limit Setpoint Register CLS



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

© 2022 Bel Power Solutions & Protection

### 5.5.1 WARNINGS

This group includes Overtemperature Warning and Power Good Signal. Warnings do not turn off dPOLs but rather generate signals that can be transmitted to a host controller via the I<sup>2</sup>C bus.

#### 5.5.1.1 OVERTEMPERATURE WARNING.

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the TW bit of the status register ST. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

#### 5.5.1.2 POWER GOOD

Power Good (PG) is an open collector output that is pulled low, if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is programmable at 105 or 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

Power Good protection is only enabled after the output voltage reaches its steady state level. A programmable delay can be set between 0 and 150ms to delay the release of the PG pin after the voltage has reached the steady state level (see Figure 11). This allows using the PG pin to reset load circuits properly. The Power Good protection remains active during margining voltage transitions. The threshold will vary proportionally to the voltage change (see Figure 25).

The Power Good Warning pulls the PG pin low and changes the PG bit of the status register ST to 0. When the output voltage returns within the Power Good window, the PG pin is released high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

At turn-off the PG pin can be programmed to either be pulled low immediately following the turn-off command, or then when the voltage actually starts to ramp down (Reset vs. Power Good functionality in Figure 11).

**NOTE:** To retrieve status information, Status Monitoring in the GUI DPM Configure Devices window should be enabled (refer to Digital Power Manager Data Sheet). The DPM will retrieve the status information from each dPOL on a continuous basis.

#### 5.5.2 FAULTS

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the dPOL

#### 5.5.2.1 OVERCURRENT PROTECTION

Overcurrent protection is active whenever the output voltage of the dPOL exceeds the prebias voltage (if any). When the output current reaches the OC threshold, the POL control chip asserts an OC fault. The dPOL sets the OC bit in the register ST to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off). Current sensing is across the dPOLs choke. To compensate for copper winding TC, compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the dPOL Configure Output window or directly via the I2C by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

#### 5.5.2.2 UNDERVOLTAGE PROTECTION

The undervoltage protection is only active during steady state operation of the dPOL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the dPOL turns off, and the UV bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

#### 5.5.2.3 OVERTEMPERATURE PROTECTION

Overtemperature protection is active whenever the dPOL is powered up. If temperature of the controller exceeds 130°C, the OT fault is generated, dPOL turns off, and the OT bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

If non-latching OTP is programmed, the dPOL will restart as soon as the temperature of the controller decreases below the Overtemperature Warning threshold of 120°C.

#### 5.5.2.4 TRACKING PROTECTION

Ramp up and down operations are under control by the dPOL. Tracking protection, however, is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple





rails being tracked does not exceed 250mV. This protection eliminates the need for external clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers.

When the tracking protection is enabled, the dPOL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute value of the difference exceeds 250mV, the tracking fault signal is generated, the dPOL turns off, and the TR bit in the register ST is changed to 0. Both high side and low side switches of the dPOL are turned off instantly (fast turn-off).

The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the dPOL Configure Fault window or directly via the I<sup>2</sup>C bus by writing into the PC1 register.

#### 5.5.3 FAULTS AND MARGINING

As noted earlier, UV and OV protection settings are a percentage of Vout. As Vout ramps between nominal, low or high margin values, UVP and OVP limits adjust accordingly. This is illustrated in Figure 25. The middle plot of Vo (Vout) level is the result of a Low Margining command. Note that Tracking is not re-enabled during changes to Vout from margining commands.




Figure 25. Protection Enable Conditions

#### 5.5.4 ERRORS

This group includes only overvoltage protection.

#### 5.5.4.1 OVERVOLTAGE PROTECTION

The overvoltage protection is active whenever the output voltage of the dPOL exceeds the pre-bias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the dPOL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate energy stored in the output filter and achieve effective voltage limitation. The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 0.5V. Also the OV threshold will always be at least 0.25V above the setpoint.

#### 5.5.5 FAULT AND ERROR LATCHING

The user has the option of setting up any protection option as either latching/non-latching and propagating or non-propagating.

Propagation and Latching for each dPOL is set in the GUI (Figure 26 below) or directly via the I<sup>2</sup>C by writing into the PC1 register shown in Figure 27.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

BCD.00256 AD2

Trigger		Enable	Latching	Propagate	Turn-Off
Tracking Differential	٠	1000		1	Critical
Over-Temperature	+			V	Sequenced
Over-Current	+			V	Critical
Under-Voltage	+			V	Sequenced
Over-Voltage	+		J	J	Emergency

Figure 26 GUI dPOL Fault Propagation Option Window

If the non-latching protection is selected, a dPOL will attempt to restart every 130ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings. If the latching type is selected, a dPOL will turn off and stay off. The dPOL can be turned on after 130ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or the Turn On command was recycled, or the input voltage was recycled.

PC1: Pro Address:	tection Confi	guration R	egister 1				
R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
TRE	PVE	TRC	OTC	000	UVC	OVC	PVC
Bit 7							Bit 0
Bit 7	<b>TRE</b> : Track 1 = enabled 0 = disable	d D					
Bit 6	PVE: Phase voltage error enable 1 = enabled 0 = disabled TRC: Tracking Fault Protection Configuration						
Bit 5	1 = latching 0 = non-latching						
Bit 4	<ul> <li>OTC: Over Temperature Protection Configuration</li> <li>1 = latching</li> <li>0 = non-latching</li> <li>OCC: Over Current Protection Configuration</li> </ul>						
Bit 3	1 = latching 0 = non- lat <b>UVC</b> : Unde	ching	Protection	Configurati	on		
Bit 2	1 = latching 0 = non- lat <b>OVC</b> : Over	ching	otection C	onfiguratio	n		
Bit 1	1 = latching 0 = non- lat <b>PVC</b> : Phase	tching		Ū			
Bit 0	1 = latching 0 = non- lat	j Ű			-		

Figure 27 Protection Configuration Register PC1

## 5.5.6 FAULT AND ERROR TURN OFF CONTROL

In the GUI dPOL Fault dialog is a column of spin controls which set the Turn-Off style OT, UV and OV events. The choices are defined as:

Sequenced: Outputs shut down according to ramp down rate control settings.

Critical: Both high side and low side switches of the dPOL are turned off instantly

**Emergency:** The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads.

## 5.5.7 FAULT AND ERROR STATUS

Status of dPOL protection logic is stored in the dPOL's ST register shown in Figure 28. When Status monitoring is enabled for a group, the DPM will read this register and make the information available for uses such as GUI Monitor display.



ST: Sta Addres	tus register s: 0x16							
R-1	R-0	R/W-11)	R/W-11)	R/W-11)	R/W-11)	R/W-11)	R/W-11)	
TW	PG	TR	ОТ	00	UV	OV	PV	
Bit 7		Bit 0						
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	TW: Temperature Warning PG: Power Good Warning (high and low) TR: Tracking Fault OT: Over Temperature Fault OC: Over Current Fault UV: Under Voltage Fault OV: Over Voltage Error							
Bit 0	PV: Res	served						
	n activate ng a '1' ir				latching f	fault/erroi		

Figure 28. Protection Status Register ST

### 5.5.8 FAULTS AND ERRORS PROPAGATION

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one dPOL can be programmed to turn off other dPOLs and devices in the system, even if they are not directly affected by the fault.

#### 5.5.8.1 FAULT PROPAGATION

When propagation is enabled, the faulty dPOL pulls its OK pin low. This signals to the DPM and any other dPOL connected to that signal, that the dPOL has a Fault or Error condition. A low OK line initiates turn-off of other dPOLs connected to the same OK line with the same turn-off behavior as the faulty dPOL. The turn-off type is encoded into the OK line when it transitions from high to low.

#### 5.5.8.2 GROUPING OF DPOLS

d-pwer<sup>®</sup> dPOLs can be arranged in groups of up to 4, 8, 16 or 32 dPOLs (depending upon the DPM model used). Membership in a group is set in the GUI in the DPM / Configure / Devices dialog, and implemented in hardware by connecting the OK pins of each dPOL in the group to the matching OK input on the DPM.

In order for a particular Fault or Error to propagate through the OK line, Propagation needs to be checked in the GUI dPOL Configure / Fault Management Window shown in Figure 29.



**Asia-Pacific E** +86 755 298 85888

Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

<ul> <li>All c</li> <li>Only</li> </ul>	Groups with i	ammed Devices will s no programming erro		
🔿 Only	Groups with i	no programming erro		
2000			r will start-up	
U Syst	em doésn't sta		and a second	
		art if there is a progra	ne - Real and a second s	
	I his setting al and also the 0	fects the Group auto Group/System I2C tu	o turn-on feature Irn-on commands.	
-		option requires the		
	cycled after p	option requires the programming!	Drm to be power	
CALL F	. In Design of the	94.9		
ciloup r	ault Propagati	To	On Error	
		ABCD	Cont. FE Crow off Bar	
	۵	000	0 0 0	
	A From B	0000		
		ABCD		

Figure 29. DPM Configure Faults Window

Note that the turn-off type of the fault as it propagates through the DPM will remain unchanged.

Propagation options for dPOLs can be read or set in the dPOL PC3 register shown in Figure 30.

	: Protection Configuration Register 3 ress: 0x02								
U	U	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
		TRP	OTP	OCP	UVP	OVP	PVP		
Bit 7							Bit 0		
Bit 7:6	7:6 Unimplemented: Read as '0' TRP: Tracking Protection Propagation								
Bit 5	0 = disabled								
	1 = enabled OTP: Over Temperature Protection Propagation								
Bit 4	0 = dis								
	1 = ena								
Bit 3	0 = dis		nt Protectic	n Propaga	ition				
DIU	1 = ena								
	UVP: L	Inder Volta	ge Protecti	on Propag	ation				
Bit 2	0 = dis		-						
	1 = ena		<b>-</b>	_					
Bit 1	OVP: C 0 = dis		e Protectio	n Propaga	tion				
DILI	0 = ais 1 = enal								
Bit 0		leserved							

Figure 30. Protection Configuration Register PC3

### 5.5.9 FRONT END AND CROWBAR


If an error is propagated to at least the Group level, the DPM can also be configured to generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and to trigger an optional crowbar protection to accelerate removal of the IBV voltage.



## 5.5.10 PROPAGATION EXAMPLES

Understanding Fault and Error propagation is easier with the following examples.

The First example is of of non-propagation from a dPOL, as shown in Figure 31. An undervoltage error shuts down the Vo, but since propagation was not enabled, OK-A is not pulled down and Vo2 stays up.






Figure 32 shows a scope capture an actual system when undervoltage error detection is set to not propagate. In this example, the dPOL connected to scope Ch 1 encounters the undervoltage fault after turn-on. Because fault propagation is not enabled for this dPOL, it alone turns off and generates the UV fault signal. Because a UV fault triggers the sequenced turn-off, the dPOL meets its turn-off delay and falling slew rate settings during the turn-off process as shown in the trace for Ch1. Since the UV fault is programmed to be non-latching, the dPOL will attempt to restart every 130 ms, repeating the process described above until the condition causing the undervoltage is removed. The 130ms hiccup interval is guaranteed regardless of the turn-off delay setting.

The next example is intra-group propagation, the dPOL propagates its fault or error events. Here fault propagation between dPOLs is enabled.

In Figure 33 the dPOL powering output Vo1 again encounters an undervoltage error. It pulls its OK line low. Since the dPOL powering output Vo2 (Ch3 in the picture) belongs to the same group (A in this case), pulling down OK-A tells that dPOL to execute a regular turn-off.




Figure 33. Intra Group Fault Propagation




Figure 34. Turn-On into UVP on V3. The UV Fault Is Programmed To Be Non-Latching and Propagate From Group C to Group A.

Ch1 – V3 (Group C), Ch2 – V2, Ch3 – V1 (Group A).

Since both Vo1 and Vo2 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown in Figure 34 until the condition causing the undervoltage is removed.

Note that the dPOL powering the output Vo2 (Ch3) actually reaches its voltage set point before the error in Vo1 is detected.



Asia-Pacific +86 755 298 85888

Europe, Middle East +353 61 49 8941

**North America** +1 866 513 2839

23

DISABLE

No

No

Yes

No

No

No

No

Sequenced or

Critical

Critical

Sequenced or

Critical Critical or

Emergency

The turn-off type of a dPOL fault/error as propagated by the faulty dPOL via the OK line is propagated through the DPM to other dPOLs connected to other Groups (per configuration in Figure 29) through its connection to their OK line or lines. This behavior assures that all dPOLs configured to be affected through Group linkages will switch off with the same turn-off type.

Regular

Fast

Regular

Fast

Off

Off

Off

On

### 5.5.11 PROTECTION SUMMARY

Overtemperature

Overcurrent

Undervoltage

Overvoltage

LOW TURN CODE NAME TYPE WHEN ACTIVE SIDE PROPAGATION OFF SWITCH тw **Temperature Warning** Warning Whenever VIN is applied Status Bit No N/A PG Power Good Warning During steady state No N/A PG TR Critical Tracking Fault During ramp up Fast Off

Whenever VIN is applied

When VOUT exceeds prebias

During steady state

When VOUT exceeds prebias

A summary of protection support, their parameters and features are shown in Table 2.

### 5.6 OK CODING OF FAULTS AND ERRORS

Fault

Fault

Fault

Error

d-pwer<sup>®</sup> dPOLs have an additional functionality added to the OK line signal. The OK line is used to propagate and receive information from other devices in the power system belonging to the same group as to the kind of turn-off procedure a device has initiated because of a fault.

Figure 35 shows the three types of OK encoding. The bubbles show when the SD and OK line logic levels are sampled by dPOL and the DPM logic.




Figure 35. OK Severity Encoding Waveforms

Note that the OK line state changes are always executed by dPOLs at the negative edge of the SD line. The chart shows shut down response types as the user can select the kind of response desired for each type of Fault or Error (within the limits of choice provided for each type of Fault or Error). All dPOL devices in the same Group are expected to trigger the same turn-off procedure in order to maintain overall tracking of output voltages in the system. And when fault propagation is set to go from one group to another, the encoding is passed along un-changed.

## 5.7 SWITCHING AND COMPENSATION

d-pwer<sup>®</sup> dPOLs utilize the digital PWM controller. The controller enables users to program most of the PWM performance parameters, such as switching frequency, interleave, duty cycle, and feedback loop compensation.

### 5.7.1 SWITCHING FREQUENCY

The switching frequency of the DP7010G can be programmed to either 500KHz or 1MHz in the GUI PWM Controller window shown in Figure 36 or directly via the I<sup>2</sup>C bus by writing into the INT register shown in Figure 37.



OT

OC

UV

OV

Each dPOL is equipped with a PLL that locks to the 500 KHz SD signal which is generated by the DPM. This sets up for switching actions to be synchronous to the falling edge of SD by all dPOLs, which are thereby kept coordinated to each other. Although synchronized to SD, switching frequency selection is independent for each dPOL, with the exception of shared load bus groups, where dPOLs attached to a shared load bus are forced to use the same frequency by the GUI.




Figure 36. PWM Controller Window

In some applications, switching at higher frequencies is desirable even though efficiency is lower, because it allows for better transient response or lower application system noise.

### 5.7.2 INTERLEAVE SELECTION

Within the same PWM dialog is the switching Interleave control. Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and the start of each dPOL PWM cycle. This parameter can be programmed in the dPOL Controller Configure Compensation window or directly via the I<sup>2</sup>C bus by writing into the INT register in 22.5° steps.

	nterleave Configuration ss: 0x04							
R	R	R/W-0	U	R/W-0	R/W-0	R/W-0	R/W-0	
PHS1	PHS0	FRQ		INT3	INT2	INT1	INT0	
Bit 7							Bit 0	
Bit 7:6	2 = Triple phase (PWM0, PWM1 and PWM2) 3 = Quad phase (PWM0, PWM1, PWM2 and PMW3) FRQ: PWM frequency selection							
Bit 5	0 = 500 1 = 1000	kHz (defau 0 kHz	ilt)					
Bit 4	Unimple	emented:	Read a	s '0'				
Bit 3:0	Unimplemented: Read as '0' INT[3:0]: PWM interleave phase with respect to SD line $0x00 = 0^{\circ}$ phase lag $0x01 = 22.5^{\circ}$ phase lag $0x02 = 45^{\circ}$ phase lag 							
	0x1F = 3	337.5° pha	se lag					

Figure 37. Interleave Configuration Register IN




Asia-Pacific +86 755 298 85888

Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

25


BCD.00256\_AD2

### 5.7.3 INTERLEAVE AND INPUT BUS NOISE



When a dPOL turns on its high side switch there is an inrush of current. If no interleave is programmed, inrush current spikes from all dPOLs in the system reflect back into the input source at the same time, adding together as shown in Figure 38.

Figure 39 shows the input voltage noise of the three-output system with programmed interleave. Instead of all three dPOLs switching at the same time as in the previous example, the switching cycle of dPOLs V1, V2, and V3 start at 67.5°, 180°, and 303.75° of phase delay, respectively. Noise is spread evenly across the switching cycle resulting in more than 1.5 times reduction.



### 5.7.4 INTERLEAVE AND CURRENT SHARING NOISE

Figure 40. Output Voltage Noise, Full Load, No Interleave

Figure 41. Output Voltage Noise, Full Load, 180° Interleave

### 5.7.5 DUTY CYCLE LIMIT

The DP7010G is a step-down converter therefore  $V_{OUT}$  is always less than  $V_{IN}$ . The relationship between the two parameters is characterized by the duty cycle and can be estimated from the following equation:

$$DC = \frac{V_{OUT}}{V_{IN.MIN}}$$

Where, DC is the duty cycle, V<sub>OUT</sub> is the required maximum output voltage (including margining), V<sub>IN.MIN</sub> is the minimum input voltage.

The dPOL controller sets PWM duty cycle higher or lower than the above to compensate for drive train losses or to pull excess charge out of the output filter to keep the output voltage where it is supposed to be.





A side effect of PWM duty cycle is it also sets the rate of change of current into the output filter. A high limit helps deal with transients. However, if this is too high, an overcurrent alarm can be tripped. Thus DC limiting must be a compromise between supplying drive train losses and avoiding nuisance trips from transient load responses.

The duty cycle limit can be programmed in the GUI PWM Controller window Figure 36 or directly via the I<sup>2</sup>C bus by writing into the DCL register shown in Figure 42. The GUI will supply its own estimate of the best DC limit if the Propose button is clicked.

DCL: Dut Address:	y Cycle Lir 0x09	nitation					
R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	U	U
DCL5	DCL4	DCL3	DCL2	DCL1	DCL0		
Bit 7							Bit 0
Bit 7:2 Bit 1:0	0x00 = 0 0x01 = 1/0 0x02 = 2/0 0x1F = 63	/64 /64	ele Limitatio	on			

Figure 42. Duty Cycle Limit Register

### 5.7.6 FEEDBACK LOOP COMPENSATION

Programming feedback loop compensation allows optimizing dPOL performance for various application conditions. For example, increase in bandwidth can significantly improve dynamic response.

The dPOL implements a programmable PID (Proportional, Integral, and Derivative) digital controller to shape the open loop transfer function for desired bandwidth and phase/gain margin.

Feedback loop compensation can be programmed in the GUI PWM Controller window by setting Kr (Proportional), Ti (Integral), Td (Derivative), and Tv (Derivative roll-off) parameters or directly writing into the respective registers (CP, CI, CD, B1). Note that the coefficient Kr and the timing parameters (Ti, Td, Tv) displayed in the GUI do not map directly to the register values. It is therefore strongly recommended to use only the GUI to set the compensation values.

The GUI offers 3 ways to compensate the feedback loop:

Auto-Compensation: The GUI will calculate compensation settings from either information entered as to output capacitors in the application circuit, or, if the SysID function has been run, the frequency response measured through the SysID function in the target dPOL. This method is usually sufficient, but is sensitive to accurate accounting of capacitor values and esr. The GUI displays the results of running Auto-Compensation as a set of graphs and compensation values.

Manual Compensation: The GUI supports manually adjusting feedback compensation parameters. As the parameters are changed the GUI recalculates expected frequency and phase performance.

System Identification (SysID) and Auto-Compensation: Hardware built into the dPOL controller that injects pseudo random bit sequence (PRBS) noise into PWM calculations and observes the response of the output voltage. The GUI collects this data and calculates actual system frequency response. Having frequency response data allows the Auto-Compensation function to have a better idea of actual output filter characteristics when it calculates feedback coefficients.

Using noise to plumb the output filter requires current values for compensation be good enough that injected signal can be extracted from system noise and the added noise does not trip a fault or error response. A moderately workable solution for compensation must be obtained by calculating from assumed system component values before invoking SysID.

## **5.8 TRANSIENT RESPONSE**


The following figures show the deviation of the output voltage in response to alternating 25 / 75 % step loads applied at 2.5A/ $\mu$ s. The dPOL converter switching at 500 KHz and had 10 x 22 $\mu$ F ceramic capacitors connected across the output pins. Bandwidth of the feedback loop was programmed for faster transient response.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

27

© 2022 Bel Power Solutions & Protection



As noted earlier, increasing the Load Regulation parameter provides a droop, or offset, in the output at the higher current load. This shows up in Figure 44.

## 5.9 LOAD SHARING

The DP7010G is equipped with a patented active digital current share function. Setting up for current sharing requires both hardware and software configuration actions.

To set up for the current sharing, interconnect the CS pins of the dPOLs that are to share the load in parallel. This pulse width modulated digital signal drives the output currents of all dPOLs to approximately the same level (the dominant, or master dPOL will tend to carry slightly more of the load than the others).

In addition to the CS interconnection, the DPM must be informed of the sharing configuration. This is done in the **DPM / Configure / Devices** window shown in Figure 46. Just to the right of each dPOL address, set the spin control to one of 10 possible sharing busses (the number is an accounting aid for firmware.)

The GUI automatically copies common parameters changed in one dPOL's setup information into all dPOLs connected to the parallel bus. Some parameters, such as load sharing, must be set independently.

#### 5.9.1 CS AND REGULATION

Load Regulation is an important part of setting up two or more dPOLs to share load. The dPOL designated the "master" should have a lower Load Regulation setting than the other dPOL(s) connected to its sharing bus.

In operation, the negative CS duty cycle in each dPOL is proportional to the unit's load current. As the loading goes up, the negative period gets wider. A dPOL which sees CS duty greater than its internally calculated value will increase its output voltage to increase its load share.

Non-zero regulation, on the other hand, tends to lower output voltage as loading increases. It also tends to retard the calculated CS period. The effect of these two actions, regulation and CS tracking, cause the dPOL or dPOLS with higher regulation values to track the loading of the dPOL with a lower regulation value. The Load Regulation setting insures the master will carry a slightly higher share of the common load.

Load Regulation is set in the **Device / Configure / Output** dialog as noted earlier. Best sharing is done when the slave devices have two to three steps higher Load Regulation values. Less and sharing is slightly unstable (ripple noise increases), more regulation and sharing becomes much less equal. Note that the GUI does not automatically bump up regulation for dPOLs attached to the same regulation bus. This must be done by hand. Also, it is recommended that the dPOL closest to the biggest load element on the shared output bus be set up to act as the group's master.

#### 5.9.2 CS AND INTERLEAVE

Since shared busses tend to have relatively high currents, interleaving switching of shared bus dPOLs is generally desirable. The lowest noise generation is usually achieved when shared bus dPOL interleave phasing is set to approximately equally spaced intervals.



## 5.10 PERFORMANCE PARAMETERS MONITORING

dPOL converters can monitor their own performance parameters such as output voltage, output current, and temperature.

The output voltage is measured at the output sense pins, output current is measured using the ESR of the output inductor and temperature is measured by the thermal sensor built into the controller IC. Output current readings are adjusted based on temperature readings to compensate for the change of ESR of the inductor with temperature.

A 12-Bit Analog to Digital Converter (ADC) converts the output voltage, output current, and temperature into a digital signal to be transmitted via the serial interface (12Bits for the Voltage, 8 Bits for the Current and Temperature).

Monitored parameters are stored in registers (VOM, IOM, and TMON) that are continuously updated in the DPM at a fixed refresh rate of 1sec. These monitoring values can be accessed via the I<sup>2</sup>C interface with high and low level commands as described in the "DPM Programming Manual".

Shown in Figure 45 is a capture of the GUI System Monitor while operating the ZM7300 Evaluation board.

#### 5.10.1 IN SYSTEM MONITORING

In system parametric and status monitoring is implemented through the I<sup>2</sup>C interface. The appropriate protocols are covered in the ZM7300 DPM Programming Manual. The GUI uses the published commands.

In writing software for  $I^2C$  bus transactions, it is important to note that  $I^2C$  responses are lower in priority in DPM operation than SD bus transactions. If an  $I^2C$  transaction overlaps an SD bus transaction, the DPM will put the  $I^2C$  bus on "hold" until it completes its SD activity. The GUI is aware of this and such delays are transparent.

When directly polling dPOLs for information, setting I<sup>2</sup>C bus timeouts too low can cause hangups where the DPM is waiting for the I<sup>2</sup>C master to complete a transaction and the master has timed out. To avoid such timeout related problems, set I<sup>2</sup>C interface timeout to greater than the time required for polling all dPOLs, or 150ms (whichever is greater). See the programming manual referenced above for the equation used to calculated worst case polling duration.




Figure 45. DPM Monitoring Window

## 6. ADDING DPOLS INTO THE SYSTEM

dPOL converters are added to a d-pwer<sup>®</sup> system through the DPM Configuration/Devices dialog. Clicking on an empty address location brings up a menu which allows specifying which dPOL type is needed. Figure 46 below is an example of a typical d-pwer<sup>®</sup> system.

Note that Auto-On, P-Monitor and S-Monitor options are only configurable by Group, and not by individual dPOL configuration. These options affect only DPM behavior. Enabling them does not burden a dPOL.



 Asia-Pacific
 Europe, Middle East
 North America

 +86 755 298 85888
 +353 61 49 8941
 +1 866 513 2839



Auto-On sets a group to turn on once all IBV power is available and dPOLs are configured.

P-Monitor enables periodic query of Vout, lout and Temp values from each dPOL in the group where it is enabled (dPOLs will always measure these parameters in an ongoing basis even if Vout is not enabled.

S-Monitor enables periodic query of dPOL Status. While a DPM will always be able to detect a low OK condition, it requires this option enabled for Monitor function to query status registers.




Figure 46 Evaluation Board Configuration showing Current Share Bus Assignment



## 7. TESTING FAULT AND ERROR RESPONSE

Included in the architecture of d-pwer® dPOLs is a mechanism for simulating errors and faults. This allows the designer to test their response configuration without actually needing to induce the fault.

The Bel Power Solutions GUI supports this feature in the Monitor window when monitoring is active (See Figure 47). When monitoring is off, the Fault Injection control boxes are disabled and grayed out.




Figure 47. Fault Injection Controls In Monitor Window

Fault injection into a dPOL requires selecting that dPOL in the POL status dialog in the left column of the Monitoring dialog window. As long as the checkbox is checked, the fault trigger is present in the dPOL. An injected fault is handle by the dPOL in the same fashion as an actual fault. It therefore gets propagated to the other dPOLs / Groups and shuts down in the programmed way the dPOL/Group/System as programmed for that fault.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839




Figure 48. Example Overtemp Fault Injection in the GUI

In Figure 48 we see the effects of injecting an Overtemp (OT) fault. Note that dPOL-0 shows an OT fault. dPOL-0 and -1 are in the same Group and fault propagation for the dPOL is to propagate to the group. dPOL -4 and above are in Groups B and C. Propagation is not enabled from Group A to B.

The OT fault shows up as an orange indicator in the dPOL and RUN status LEDs. Group LEDs show yellow, indicating all of the members of the group have shut down.

Fault recovery depends whether the fault is a latching or non-latching fault:

A non-latching fault is cleared by unchecking the checkbox (clears the fault trigger). The dPOL will re-start after the 130ms time out of non-latching faults (hiccup time) (Group and System follows restart).

Latching faults clear in one of two ways. The first method is to clear the fault trigger (uncheck the checkbox) (note: the dPOL remains off since the fault is latching).

Alternately, a latched fault can be cleared by toggling the EN pin or by commanding the dPOL to turn-off and turn-off again via the GUI interface (obviously more convenient). Therefore, once the fault trigger is cleared, click the "Off" button of the dPOL or Group (clears the fault, status LEDs turn back to green) and then the "On" button of the dPOL or Group to re-enable it.



## 8. APPLICATION

Shown in Figure 49 is a block diagram of a multiple dPOL power system. The key interconnections needed between the DPM and the dPOLs are Intermediate Voltage Bus (IBV), SD, OK (A - D), and, between the first two dPOLs which share a bus load, their CS connections. Each dPOL has its own output bulk filter capacitors. This illustrates how simple a dPOL based system is to implement in hardware. SD provides synchronization of all dPOLs as well as communication. PG, not shown, is optional, though this is usually used with auxiliary power supplies that are not digitally controlled.




Figure 49. Multi-dPOL Power System Diagram

Shown in Figure 50 is a more detailed schematic of a typical application using a DM7300 series Digital Power Manager (DPM) and at least one DP7010G point-of-load converter (dPOL). Additional d-pwer<sup>®</sup> series dPOLs may be connected (Note SD and OK dashed lines "TO OTHER dPOLS"). As noted earlier, OK connections are determined by which group a given dPOL is assigned to in the user's application.

In this case the DP7010G is connected to OK-A. Shown connected to the dP7010G OK pin is an optional low value resistor helpful in some cases for fault isolation.

The type, value, and the number of output capacitors shown in the schematic are required to meet the specifications published in the data sheet. However, all d-pwer<sup>®</sup> dPOLs are fully operational with different configurations of output capacitors. The supervisory reset circuit in the above diagram, U2, is recommended for systems where the 3.3V supply to the DPM does not turn on faster than 0.5 V/ms.

The DPM does require some passive components which are located close to that part but not shown in the diagram above.

NOTE: The DP7010G is footprint compatible with the ZY7010—No change in PCB is needed to upgrade to d-pwer<sup>®</sup> parts. However, configuration data must be altered through the Bel Power Solutions I<sup>2</sup>C GUI and programmed into the DPM. When upgrading to d-pwer®, *mixing ZY and DP series devices is not recommended. All parts must be upgraded.* 



Asia-Pacific Euro +86 755 298 85888

Europe, Middle East +353 61 49 8941 North America +1 866 513 2839




Figure 50. Typical Application with Digital Power Manager and I2C Interface

## 9. SAFETY

The DP7010G dPOL converters do not provide isolation from input to output. The input devices powering DP7010G must provide relevant isolation requirements according to all IEC 60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL/CSA 60950, although specific applications may have other or additional requirements.

The DP7010G dPOL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the "Input Fuse Selection for DC/DC converters" application note on <u>www.belpowersolutions.com</u> for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting a current of 1.5 times the value of the fuse without opening. The fuse must not be placed in the grounded input line.

Abnormal and component failure tests were conducted with the dPOL input protected by a fast-acting 65V, 15A fuse. If a fuse rated greater than 15A is used, additional testing may be required.

In order for the output of the DP7010G dPOL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC 60950 based standards, the input to the dPOL needs to be supplied by an isolated secondary source providing a SELV also.

## **10. ENVIRONMENTAL**

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS
Ambient Temperature Range		-40		85	°C
Storage Temperature (Ts)		-55		125	°C
MTBF	Calculated Per Telcordia Technologies SR-332	4.82			MHrs
Peak Reflow Temperature	DP7010G		245	260	°C
Lead Plating	DP7010G	1	00% Matte T	ïn	
Moisture Sensitivity Level	DP7010G		3		



## **11. MECHANICAL DRAWINGS**

PARAMETER	CONDITIONS / DESCRIPTION	MIN	NOM	MAX	UNITS	
	Length	31.7	32	32.3		
Dimensions	Width	15.7	16	16.3	mm	
	Height	7.75	7.05	7.35		
Weight			8		g	




Figure 51. Top (Left) and Bottom Views



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839




Figure 52. Recommended PCB Pad Sizes

NOTE: I<sup>2</sup>C is a trademark of Philips Corporation.

## **12. ORDERING INFORMATION**

DP	70	10	G	-	ZZ
PRODUCT FAMILY	SERIES	OUTPUT CURRENT	RoHS COMPLIANCE	DASH	PACKAGING OPTIONS <sup>®</sup>
d-pwer™	Intelligent dPOL Converter	10 A	<b>G</b> – RoHS Compliant for all Six Substances		R100 - 100pc T&R R200 – 200pc T&R Q1 – 1pc sample for evaluation only

Example: DP7010G-R200: A 200-piece reel of RoHS compliant dPOL converters. Each dPOL converter is labelled DP7010G.

## **Reference Documents**

- DM7300 Digital Power Manager Data Sheet
- DM7300 Digital Power Manager Programming Manual
- Bel Power Solutions I<sup>2</sup>C Graphical User Interface
- DM00056-KIT USB to I<sup>2</sup>C Adapter Kit User Manual (EOL contact factory for further technical assistance)

## For more information on these products consult: tech.support@psbel.com

**NUCLEAR AND MEDICAL APPLICATIONS** - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

<sup>9</sup> Packaging option is used only for ordering and not included in the part number printed on the dPOL converter label.



tech.support@psbel.com belfuse.com/power-solutions