

SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004

30 CLK

GND

29

FEATURES	DGG, DGV, OR	
 Member of the Texas Instruments Widebus™ Family 	TOP \	
Operates From 1.65 V to 3.6 V		56 GND
• Max t _{pd} of 2 ns at 3.3 V	NC 🛛 2	55 🛛 NC
• ±12-mA Output Drive at 3.3 V	Y1 3	54 A1
 Ideal for Use in PC100 Register DIMM, Revision 1.1 	GND [] 4 Y2 [] 5 Y3 [] 6	53 GND 52 A2 51 A3
 Output Port Has Equivalent 26-Ω Series 		50 V _{CC}
Resistors, So No External Resistors Are	Y4 18	49 A4
Required	Y5 9	48 🛛 A5
Latch-Up Performance Exceeds 250 mA Per	Y6 🛛 10	47 🛛 A6
JESD 17	GND 🛛 11	46 GND
ESD Protection Exceeds JESD 22	Y7 🛛 12	45 🛛 A7
– 2000-V Human-Body Model (A114-A)	Y8 13	44 A 8
– 200-V Machine Model (A115-A)	Y9 🛛 14	43 A9
– 1000-V Charged-Device Model (C101)	Y10 15	42 A10
	Y11 🛛 16 Y12 🗍 17	41 A11 40 A12
DESCRIPTION/ORDERING INFORMATION	GND [] 18	39 GND
This 18-bit universal bus driver is designed for 1.65-V	Y13 19	38 A13
to 3.6-V V_{CC} operation.	Y14 20	37 A14
Data flow from A to Y is controlled by the	Y15 21	36 🛛 A15
output-enable (\overline{OE}) input. The device operates in the	V _{CC} [22	35 🛛 V _{CC}
transparent mode when the latch-enable (LE) input is	Y16 🛛 23	34 🛛 A16
high. When LE is low, the A data is latched if the	Y17 🛛 24	33 🛛 A17
clock (CLK) input is held at a high or low logic level. If	GND 25	32 GND
LE is low, the A data is stored in the latch/flip-flop on	Y18 26	31] A18

NC - No internal connection

OE 27

LE

28

		•=								
T _A	PAC	KAGE ⁽¹⁾	TOP-SIDE MARKING							
	-40°C to 85°C SSOP - DL Tape and reel TSSOP - DGG Tape and reel		SN74ALVC162835DL	ALVC162835						
40°C to 95°C			SN74ALVC162835DLR	ALVC 102035						
-40 C 10 85 C			SN74ALVC162835DGGR	ALVC162835						
	TVSOP - DGV	Tape and reel	SN74ALVC162835DGVR	VC2835						

ORDERING INFORMATION

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1)www.ti.com/sc/package.



driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

the low-to-high transition of CLK. When \overline{OE} is high,

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a

pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the

The output port includes equivalent 26- Ω series

resistors to reduce overshoot and undershoot.

the outputs are in the high-impedance state.


SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004



FUNCTION TABLE

	INPUTS						
OE	LE	CLK	Α	Y			
н	Х	Х	Х	Z			
L	Н	Х	L	L			
L	Н	Х	Н	н			
L	L	\uparrow	L	L			
L	L	\uparrow	Н	н			
L	L	L or H	Х	Y ₀ ⁽¹⁾			

(1) Output level before the indicated steady-state input conditions were established



LOGIC DIAGRAM (POSITIVE LOGIC)

To 17 Other Channels

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through each V_{CC} or C	GND		±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		48	°C/W
		DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65 imes V_{CC}$		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V _{CC}	V
		$V_{CC} = 1.65 V$		-2	
	High lovel output ourrent	$V_{CC} = 2.3 V$		-6	mA
I _{OH}	High-level output current	$V_{CC} = 2.7 V$		-8	ША
		$V_{CC} = 3 V$		-12	
		V _{CC} = 1.65 V		2	
		$V_{CC} = 2.3 V$		6	mA
I _{OL} Low-level output current	$V_{CC} = 2.7 V$		8	ША	
		$V_{CC} = 3 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
	I _{OH} = -2 mA	1.65 V	1.2			
	I _{OH} = -4 mA	2.3 V	1.9			
V _{OH}		2.3 V	1.7			V
	I _{OH} = -6 mA	3 V	2.4			
	I _{OH} = -8 mA	2.7 V	2			
	I _{OH} = -12 mA	3 V	2			
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2	
	I _{OL} = 2 mA	1.65 V			0.45	
	I _{OL} = 4 mA	2.3 V			0.4	V
V _{OL}	1 – 6 m A	2.3 V			0.55	
	I _{OL} = 6 mA	3 V			0.55	
	I _{OL} = 8 mA	2.7 V			0.6	
	I _{OL} = 12 mA	3 V			0.8	
I _I	$V_{I} = V_{CC} \text{ or } GND$	3.6 V			±5	μA
I _{OZ}	$V_{O} = V_{CC} \text{ or } GND$	3.6 V			±10	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μA
ΔI _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA
C Control inputs	V = V or CND	221/		3.5		۶Ē
C _i Data inputs	$V_1 = V_{CC}$ or GND	3.3 V		5	pF	
C _o Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF

(1) All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =	V _{CC} = 1.8 V		cc = 1.8 V V _{CC} = 2.5 V ± 0.2 V		V V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency				(1)		150		150		150	MHz	
		LE high		(1)		3.3		3.3		3.3			
τ _w	t _w Pulse duration CLK high or lo			(1)		3.3		3.3		3.3		ns	
		Data before CLK		(1)		2.2		2.1		1.7			
t _{su}	Setup time	Data bafara I E	CLK high	(1)		1.9		1.6		1.5		ns	
	Data before LE↓	CLK low	(1)		1.3		1.1		1				
t _h Hold time		Data after CLK↑	·	(1)		0.6		0.6		0.7		ns	
		Data after LE \downarrow	CLK high or low	(1)		1.4		1.7		1.4			

(1) This information was not available at the time of publication.



SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.8 V	V _{CC} = ± 0.	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.	3.3 V 3 V	UNIT
	(INFOT)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	A			(1)	1	5		5	1	4.2	
t _{pd}	LE	Y		(1)	1.3	5.9		5.8	1.3	5.1	ns
	CLK			(1)	1.4	6.3		6.1	1.4	5.4	
t _{en}	OE	Y		(1)	1.4	6.3		6.5	1.1	5.5	ns
t _{dis}	OE	Y		(1)	1	4.9		4.9	1.3	4.5	ns

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

from 0°C to 85°C, $C_L = 0 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3. ± 0.15	3 V V	UNIT
	(INFOT)		MIN	MAX	
+ (1)	A	Y	0.9	2	
t _{pd} ⁽¹⁾	CLK	Ŷ	1.4	2.9	ns

(1) Texas Instruments SPICE simulation data

SWITCHING CHARACTERISTICS

from 0°C to 65°C, $C_L = 50 \text{ pF}$

PARAMETER	FROM	TO	V _{CC} = 3. ± 0.15	UNIT		
	(INPUT)	(OUTPUT)	MIN	MAX	МАХ	
	A	X	1	4	20	
t _{pd}	CLK	ř	1.9	5	ns	

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$


	PARAMETER		TEST (CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C	Power dissipation	Outputs enabled	C = 0	f = 10 MHz	(1)	35.5	40	~F
C _{pd}	capacitance	Outputs disabled	C _L = 0,		(1)	12.5	14	рF

(1) This information was not available at the time of publication.




SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004






TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	v _{cc}	IN	PUT	V	v	6	Р	v
		VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
	1.8 V	V _{CC}	≤ 2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.	$.5 V \pm 0.2 V$	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
	2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.	.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V




NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.




SCES126H-FEBRUARY 1998-REVISED SEPTEMBER 2004













10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVC162835DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC162835	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Package	Pins	
*All dimensions are nominal				

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC162835DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVC162835DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated