

# **OPA404**

# **Quad High-Speed Precision Difet® OPERATIONAL AMPLIFIER**

## **FEATURES**

● WIDE BANDWIDTH: 6.4MHz ● HIGH SLEW RATE: 35V/µs ● LOW OFFSET: ±750μV max ● LOW BIAS CURRENT: ±4pA max

● LOW SETTLING: 1.5µs to 0.01%

STANDARD QUAD PINOUT

## DESCRIPTION

The OPA404 is a high performance monolithic **Difet**®(dielectrically-isolated FET) quad operational amplifier. It offers an unusual combination of verylow bias current together with wide bandwidth and fast slew rate.

Noise, bias current, voltage offset, drift, and speed are superior to BIFET® amplifiers.


Laser-trimming of thin-film resistors gives very low offset and drift—the best available in a quad FET op

The OPA404's input cascode design allows high precision input specifications and uncompromised highspeed performance.

Standard quad op amp pin configuration allows upgrading of existing designs to higher performance levels. The OPA404 is unity-gain stable.

## **APPLICATIONS**

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS



Difet®, Burr-Brown Corp. BIFET®, National Semiconductor Corp.

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# **SPECIFICATIONS**

## **ELECTRICAL**

At  $V_{CC}$  =  $\pm 15 VDC$  and  $T_A$  =  $+25^{\circ}C$  unless otherwise noted.

		OPA404AG, KP, KU <sup>(1)</sup>			OPA404B	G		OPA404S0	3		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT											
NOISE									_		\ // \land
Voltage: $f_O = 10Hz$ $f_O = 100Hz$			32 19			*			*		nV/√ <u>Hz</u> nV/√Hz
$f_0 = 100Hz$			15			*			*		nV/√Hz
$f_0 = 10kHz$			12			*			*		nV/√Hz
$f_B = 10Hz$ to $10kHz$			1.4			*			*		μVrms
$f_B = 0.1Hz$ to 10Hz			0.95			*			*		μVр-р
Current: $f_B = 0.1Hz$ to $10Hz$			12			*			*		fA, <u>p-p</u>
$f_O = 0.1Hz$ thru 20kHz			0.6			*			*		fA/√Hz
OFFSET VOLTAGE											
Input Offset Voltage	$V_{CM} = 0VDC$		±260	±1mV		*	±750		*	*	μV
KP, KU			±750	±2.5mV							μV
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		±3			*			*		μV/°C
KP, KU Supply Rejection	$\pm V_{CC} = 12V \text{ to } 18V$	80	±5 100		86	*		*	*		μV/°C dB
KP, KU	±V <sub>CC</sub> = 12V to 10V	76	100		00						dB
Channel Separation	100Hz, $R_L = 2k\Omega$		125			*			*		dB
BIAS CURRENT	, ,										
Input Bias Current	V <sub>CM</sub> = 0VDC		±1	±8		*	±4		*	*	pА
KP, KU	CIVI CT2C		±1	±12			'				pА
OFFSET CURRENT											
Input Offset Current	V <sub>CM</sub> = 0VDC		0.5	8		*	4		*	*	pА
KP, KU	I CM 0120		0.5	12							pА
IMPEDANCE											
Differential			10 <sup>13</sup>    1			*			*		Ω    pF
Common-Mode			10 <sup>14</sup>    3			*			*		Ω    pF
VOTAGE RANGE											
Common-Mode Input Range		±10.5	+13, -11		*	*		*	*		V
Common-Mode Rejection	$V_{IN} = \pm 10 VDC$	88	100		92	*		*	*		dB
KP, KU		84	100								dB
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	88	100		92	*		*	*		dB
FREQUENCY RESPONSE											
Gain Bandwidth	Gain = 100	4	6.4		5	*		*	*		MHz
Full Power Response	20Vp-p, $R_L = 2kΩ$		570			*			*		kHz
Slew Rate	$V_O = \pm 10V, R_L = 2k\Omega$	24	35		28	*		*	*		V/μs
Settling Time: 0.1%	Gain = $-1$ , $R_L = 2k\Omega$		0.6			*			*		μs
0.01%	C <sub>L</sub> = 100 pF, 10V Step		1.5								μs
RATED OUTPUT			l								
Voltage Output	$R_L = 2k\Omega$		-13.2, <i>–</i> 13.	8	*			*			V
Current Output Output Resistance	V <sub>O</sub> = ±10VDC 1MHz, Open Loop	±5	±10 80		-	*		-	*		mA
Load Capacitance Stability	Gain = +1		1000			*			*		Ω pF
Short Circuit Current	Gain = 11	±10	±27	±40	*	*	*	*	*	*	mA
POWER SUPPLY		-		-							
Rated Voltage			±15			*			*		VDC
Voltage Range,											
Derated Performance		±5		±18	*		*	*		*	VDC
Current, Quiescent	$I_O = 0mADC$		9	10		*	*		*	*	mA
TEMPERATURE RANGE											
Specification	Ambient Temperature	-25		+85	*		*	-55		+125	°C
KP, KU		0		+70							°C
Operating	Ambient Temperature	-55		+125	*		*	*		*	°C
KP, KU	Ambient Te	-25		+85	*		_	*		*	°C
Storage	Ambient Temperature	-65 40		+150			_ *	*		1	°C
KP, KU θ Junction-Ambient		-40	100	+125		*			*		°C/W
KP, KU			120/100								°C/W
Specifications some as OBA 404	I		120/100			1	1			1	J/ V V

<sup>\*</sup>Specifications same as OPA404AG.

NOTE: (1) OPA404KU may be marked OPA404U.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



### **ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)**

At  $V_{CC}$  = ±15VDC and  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

		OPA	404AG, K	P, KU	(	OPA404B	G	(	OPA404SC	;	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE Specification Range KP, KU	Ambient Temperature	-25 0		+85 +70	*		*	<b>-</b> 55		+125	ပို
INPUT OFFSET VOLTAGE Input Offset Voltage KP KU Average Drift KP, KU Supply Rejection	V <sub>CM</sub> = 0VDC	75	±450 ±1 ±3 ±5 96	2mV ±3.5	80	*	±1.5mV	70	±550 *	±2.5mV	μV mV μV/°C μV/°C dB
BIAS CURRENT Input Bias Current	V <sub>CM</sub> = 0VDC		±32	±200		*	±100		±500	±5nA	pA
OFFSET CURRENT Input Offset Current	V <sub>CM</sub> = 0VDC		17	100		*	50		260	2.5nA	pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection KP, KU	V <sub>IN</sub> = ±10VDC	±10 ±82	±12.7, –10   99   99	.6	* 86	*		±10 +	-12.6, –10. 88	5	V dB dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	82	94		86	*		80	88		dB
RATED OUTPUT Voltage Output Current Output Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$ $V_{O} = 0VDC$	±11.5 : ±5 ±8	±12.9, -13   ±9   ±20	.8 ±50	* *	* *	*	±11 +	+12.7, -13. ±8 *	8 *	V mA mA
POWER SUPPLY Current, Quiescent	I <sub>O</sub> = 0mADC		9.3	10.5		*	*		9.4	11	mA

<sup>\*</sup> Specification same as OPA404AG.

#### ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
OPA404KP	14-Pin Plastic DIP	0°C to +70°C
OPA404KU(1)	16-Pin Plastic SOIC	0°C to +70°C
OPA404AG	14-Pin Ceramic DIP	-25°C to +85°C
OPA404BG	14-Pin Ceramic DIP	-25°C to +85°C
OPA404SG	14-Pin Ceramic DIP	-55°C to +125°C

NOTE: (1) OPA404KU may be marked OPA404U.

#### **PACKAGE INFORMATION**

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
OPA404KP	14-Pin Plastic DIP	010
OPA404KU <sup>(2)</sup>	16-Pin Plastic SOIC	211
OPA404AG	14-Pin Ceramic DIP	169
OPA404BG	14-Pin Ceramic DIP	169
OPA404SG	14-Pin Ceramic DIP	169


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book. (2) OPA404KU may be marked OPA404U.


#### **ABSOLUTE MAXIMUM RATINGS**

Supply	±18VDC
Internal Power Dissipation <sup>(1)</sup>	
Differential Input Voltage <sup>(2)</sup>	
Input Voltage Range <sup>(2)</sup>	
Storage Temperature Range P. U = -40°C/+125°C	


NOTES: (1) Packages must be derated based on  $\theta_{JC}$  = 30°C/W or  $\theta_{JA}$  = 120°C/W. (2) For supply voltages less than ±18VDC the absolute maximum input voltage is equal to: 18V > V<sub>IN</sub> > -V<sub>CC</sub> - 8V. See Figure 2. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T<sub>J</sub>.

#### **PIN CONFIGURATION**





#### **DICE INFORMATION**



PAD	FUNCTION	PAD	FUNCTION			
1	Output A	8	Output C			
2	-Input A	9	-Input C			
3	+Input A	10	+Input C			
4	+V <sub>CC</sub>	11	-V <sub>CC</sub>			
5	+Input B	12	+Input D			
6	-Input B	13	-Input D			
7	Output B	14	Output D			
7	Output B	14	Output D			


Substrate Bias: -V<sub>CC</sub> NC: No connection


#### **MECHANICAL INFORMATION**


	MILS (0.001")	MILLIMETERS
Die Size	108 x 108 ±5	2.74 x 2.74 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing		None


# **TYPICAL PERFORMANCE CURVES**

 $T_A$  = +25°C,  $V_{CC}$  = ±15VDC unless otherwise noted.












4


# TYPICAL PERFORMANCE CURVES (CONT)


 $T_A = +25$ °C,  $V_{CC} = \pm 15$ VDC unless otherwise noted.


















# **TYPICAL PERFORMANCE CURVES (CONT)**


 $T_A$  = +25°C,  $V_{CC}$  = ±15VDC unless otherwise noted.




















# **TYPICAL PERFORMANCE CURVES (CONT)**


 $T_{A}$  = +25°C,  $V_{CC}$  =  $\pm 15 VDC$  unless otherwise noted.











## **APPLICATIONS INFORMATION**

#### OFFSET VOLTAGE ADJUSTMENT

The OPA404 offset voltage is laser-trimmed and will require no further trim for most applications. If desired, offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.




FIGURE 1. Offset Voltage Trim.

#### INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of  $-V_{CC}$ .

Unlike BIFET amplifiers, the **Difet** OPA404 requires input current limiting resistors only if its input voltage is greater than 8 volts more negative than  $-V_{CC}$ . A  $10k\Omega$  series resistor will limit the input current to a safe value with up to  $\pm 15V$  input levels even if both supply voltages are lost. (See Figure 2 and Absolute Maximum Ratings).

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.




FIGURE 2. Input Current vs Input Voltage with  $\pm V_{CC}$  Pins Grounded.

# BURR-BROWN® OPA404

#### **GUARDING AND SHIELDING**

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA404. To avoid leakage, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low-impedance point which is at the signal input potential. (See Figure 3).




FIGURE 3. Connection of Input Guard.

#### HANDLING AND TESTING

Measuring the unusually low bias current of the OPA404 is difficult without specialized test equipment; most commercial benchtop testers cannot accurately measure the OPA404 bias current. Low-leakage test sockets and special test fixtures are recommended if incoming inspection of bias current is to be performed.

To prevent surface leakage between pins, the DIP package should not be handled by bare fingers. Oils and salts from fingerprints or careless handling can create leakage currents that exceed the specified OPA404 bias currents.

If necessary, DIP packages and PC board assemblies can be cleaned with Freon TF®, baked for 30 minutes at 85°C, rinsed with de-ionized water, and baked again for 30 minutes at 85°C. Surface contamination can be prevented by the application of a high-quality conformal coating to the cleaned PC board assembly.

# BIAS CURRENT CHANGE vs COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely low bias current of the OPA404 is not compromised by common-mode voltage.




FIGURE 4. Input Bias Current vs Common-Mode Voltage.

### **APPLICATIONS CIRCUITS**

Figures 5 through 11 are circuit diagrams of various applications for the OPA404.




FIGURE 5. Auto-Zero Amplifier.




FIGURE 6. Low-Droop Positive Peak Detector.

9




FIGURE 7. Voltage-Controlled Microamp Current Source.




FIGURE 8. Sensitive Photodiode Amplifier.




FIGURE 9. FET Instrumentation Amplifier with Shield Driver.




FIGURE 10. 8-Pole 10Hz Low-Pass Filter.




FIGURE 11. Wide-Band Amplifier.

www.ti.com 7-Oct-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
OPA404AG	NRND	CDIP SB	JD	14	1	RoHS & Green	Call TI	N / A for Pkg Type		OPA404AG	
OPA404BG	NRND	CDIP SB	JD	14	1	RoHS & Green	Call TI	N / A for Pkg Type		OPA404BG	
OPA404KP	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type		OPA404KP	Samples
OPA404KPG4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type		OPA404KP	Samples
OPA404KU	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	0 to 70	OPA404KU	Samples
OPA404KU/1K	ACTIVE	SOIC	DW	16	1000	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	0 to 70	OPA404KU	Samples
OPA404SG	NRND	CDIP SB	JD	14	1	RoHS & Green	AU	N / A for Pkg Type		OPA404SG	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA404KU/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022




### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
ı	OPA404KU/1K	SOIC	DW	16	1000	356.0	356.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA404AG	JD	CDIP SB	14	1	506.98	15.24	12290	NA
OPA404BG	JD	CDIP SB	14	1	506.98	15.24	12290	NA
OPA404KP	N	PDIP	14	25	506	13.97	11230	4.32
OPA404KPG4	N	PDIP	14	25	506	13.97	11230	4.32
OPA404KU	DW	SOIC	16	40	507	12.83	5080	6.6
OPA404SG	JD	CDIP SB	14	1	506.98	15.24	12290	NA

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated