SDAS143C - APRIL 1982 - REVISED AUGUST 1995

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


| TYPE | TYPICAL MAXIMUM CLOCK FREQUENCY (C _L = 50 pF) (MHz) | TYPICAL POWER DISSIPATION PER FLIP-FLOP (mW) |
|---------|---|--|
| 'ALS74A | 50 | 6 |
| | | |

description


These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54ALS74A and SN54AS74A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS74A and SN74AS74A are characterized for operation from 0°C to 70°C.

SN54ALS74A, SN54AS74A . . . J PACKAGE SN74ALS74A, SN74AS74A . . . D OR N PACKAGE (TOP VIEW)



SN54ALS74A, SN54AS74A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


FUNCTION TABLE

| | INP | UTS | | OUTI | PUTS |
|-----|-----|------------|---|-------|------------------|
| PRE | CLR | CLK D | | Q | Q |
| L | Н | Х | Χ | Н | L |
| Н | L | X | Χ | L | Н |
| L | L | X | Χ | н† | H [†] |
| Н | Н | \uparrow | Н | Н | L |
| Н | Н | \uparrow | L | L | Н |
| Н | Н | L | Χ | Q_0 | \overline{Q}_0 |

[†] The output levels in this configuration are not specified to meet the minimum levels for V_{OH} if the lows at PRE and CLR are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.


SDAS143C - APRIL 1982 - REVISED AUGUST 1995

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage, V _{CC} | | 7 V |
|---------------------------------|--------------|----------------|
| Input voltage, V _I | | 7 V |
| | : SN54ALS74A | |
| | SN74ALS74A | 0°C to 70°C |
| Storage temperature range | | -65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS143C - APRIL 1982 - REVISED AUGUST 1995

recommended operating conditions

| | | | SN | 54ALS7 | 4A | SN | 74ALS7 | 4A | UNIT |
|-----------------|--------------------------------|---------------------|------|--------|------|------|--------|------|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.7 | | | 0.8 | V |
| IOH | High-level output current | | | | -0.4 | | | -0.4 | mA |
| lOL | Low-level output current | | | | 4 | | | 8 | mA |
| fclock | Clock frequency | | 0 | | 25 | 0 | | 34 | MHz |
| | | PRE or CLR low | 15 | | | 15 | | | |
| t _W | Pulse duration | CLK high | 17.5 | | | 14.5 | | | ns |
| | | CLK low | 17.5 | | | 14.5 | | | |
| | Out on the before OLKA | Data | 16 | | | 15 | | | ns |
| t _{su} | Setup time before CLK↑ | PRE or CLR inactive | 10 | | | 10 | | | 115 |
| t _h | Hold time after CLK↑ | Data | 2 | | | 0 | | | ns |
| TA | Operating free-air temperature | | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST COL | NOITIONS | SN | 54ALS7 | 4A | SN74ALS74A | | | UNIT | |
|-----------------|------------|---|---|--------------------|------------------|------|--------------------|------|------|---------|--|
| | | TEST COI | TEST CONDITIONS | | TYP [†] | MAX | MIN | TYP† | MAX | UNII | |
| ٧ıK | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.5 | | | -1.5 | V | |
| Vон | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -2 \text{ mA}$ | V _{CC} -2 | ! | | V _{CC} -2 | | | V | |
| V/01 | | V _{CC} = 4.5 V | I _{OL} = 4 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | V | |
| VOL | | VCC = 4.5 V | I _{OL} = 8 mA | | | | | 0.35 | 0.5 | V | |
| 1. | CLK or D | V _{CC} = 4.5 V, | V _I = 7 V | | | 0.1 | | | 0.1 | mA | |
| l _I | PRE or CLR | VCC = 4.5 V, | 1 = 4.5 V, V = 7 V | | | 0.2 | | | 0.2 |] ""^ | |
| lu. | CLK or D | V 45V | V. 27V | | | 20 | | | 20 | | |
| lΗ | PRE or CLR | V _{CC} = 4.5 V, | $CC = 4.5 \text{ V},$ $V_{I} = 2.7 \text{ V}$ | | | 40 | | | 40 | μΑ | |
| I | CLK or D | V 45V | V- 0.4.V | T | | -0.2 | | | -0.2 | A | |
| ll l | PRE or CLR | V _{CC} = 4.5 V, | $V_{I} = 0.4 V$ | | -0.4 | | | | -0.4 | -0.4 mA | |
| lo [‡] | | V _{CC} = 5.5 V, | V _O = 2.25 V | -20 | | -112 | -30 | | -112 | mA | |
| Icc | | V _{CC} = 5.5 V, | See Note 1 | | 2.4 | 4 | | 2.4 | 4 | mA | |

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 4.5 C _L = 50 pF R _L = 500 Ω T _A = MIN to | | o MAX† | | UNIT |
|------------------|-----------------|------------------------------|--|-------|--------|-------|------|
| | | | SN54A | LS74A | SN74A | LS74A | |
| | | | MIN | MAX | MIN | MAX | |
| f _{max} | | | 25 | | 34 | | MHz |
| t _{PLH} | PRE or CLR | 0 0 7 | 3 | 18 | 3 | 13 | ns |
| ^t PHL | PRE OF CLR | Q or $\overline{\mathbb{Q}}$ | 5 | 17 | 5 | 15 | 115 |
| t _{PLH} | CLK | Q or Q | 5 | 23 | 5 | 16 | nc |
| ^t PHL | OLK | QUIQ | 5 | 20 | 5 | 18 | ns |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage, V _{CC} | 7 V |
|--|----------------|
| Input voltage, V _I | 7 V |
| Operating free-air temperature range, T _A : SN54AS74A | |
| SN74AS74A | 0°C to 70°C |
| Storage temperature range | -65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

| | | | IS | 154AS74 | A | SN | 174AS74 | A | UNIT |
|----------------------|--------------------------------|---------------------|-----|---------|-----|-----|---------|-----|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.8 | | | 0.8 | V |
| ЮН | High-level output current | | | | -2 | | | -2 | mA |
| IOL | Low-level output current | | | | 20 | | | 20 | mA |
| f _{clock} * | Clock frequency | | 0 | | 90 | 0 | | 105 | MHz |
| | | PRE or CLR low | 4 | | | 4 | | | |
| t _W * | Pulse duration | CLK high | 4 | | | 4 | | | ns |
| | | CLK low | 5.5 | | | 5.5 | | | |
| + * | Octor than before OUK | Data | 4.5 | | | 4.5 | | | ns |
| t _{su} * | Setup time before CLK↑ | PRE or CLR inactive | 2 | | | 2 | | | 115 |
| th* | Hold time after CLK↑ | Data | 0 | | | 0 | | | ns |
| TA | Operating free-air temperature | | -55 | | 125 | 0 | | 70 | °C |

^{*} On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not production tested.

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST COL | TEST CONDITIONS | | 54AS74 | A | SN74AS74A | | | UNIT |
|-----------------|------------|---|--------------------------|--------------------|------------------|------|--------------------|------------------|------|------|
| | PARAWEIER | TEST CONDITIONS | | MIN | TYP [†] | MAX | MIN | TYP [†] | MAX | UNII |
| VIK | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | | | -1.2 | V |
| Vон | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -2 \text{ mA}$ | V _{CC} -2 | | | V _{CC} -2 | | | V |
| VOL | | $V_{CC} = 4.5 \text{ V},$ | $I_{OL} = 20 \text{ mA}$ | | 0.25 | 0.5 | | 0.25 | 0.5 | V |
| lį | | $V_{CC} = 5.5 V,$ | V _I = 7 V | | | 0.1 | | | 0.1 | mA |
| 1 | CLK or D | V00 - 5 5 V | V _I = 2.7 V | | | 20 | | | 20 | |
| Ιн | PRE or CLR | V _{CC} = 5.5 V, | V = 2.7 V | | | 40 | | | 40 | μΑ |
| 1 | CLK or D | V _{CC} = 5.5 V, | V _I = 0.4 V | | | -0.5 | | | -0.5 | mA |
| IIL | PRE or CLR | VCC = 5.5 V, | V = 0.4 V | | | -1.8 | | | -1.8 | IIIA |
| IO [‡] | • | V _{CC} = 5.5 V, | $V_0 = 2.25 V$ | -30 | | -112 | -30 | | -112 | mA |
| ICC | _ | $V_{CC} = 5.5 V,$ | See Note 1 | | 10.5 | 16 | | 10.5 | 16 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _C C _L R _L T _A | UNIT | | | |
|--------------------|-----------------|----------------|--|------|-------|------|-----|
| | | | SN54A | S74A | SN74A | | |
| | | | MIN | MAX | MIN | MAX | |
| f _{max} * | | | 90 | | 105 | | MHz |
| t _{PLH} | PRE or CLR | Q or Q | 2 | 9 | 2 | 7.5 | ns |
| ^t PHL | PRE OF CLR | Q or Q | 2.5 | 11.5 | 2.5 | 10.5 | 115 |
| t _{PLH} | CLK | Q or Q | 2.5 | 10 | 3 | 8 | 200 |
| t _{PHL} | OLK | 300 | 3.5 | 10.5 | 3 | 9 | ns |

^{*} On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not production tested.




[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios. NOTE 1: Icc is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated



>> Semiconductor Home > Products > Digital Logic > Flip-Flops > D-Type Flip-Flops >

SN74ALS74A, DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

Device Status: Active

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents
- > Training

| Parameter Name | SN74ALS74A |
|-------------------|------------|
| Voltage Nodes (V) | 5 |
| Vcc range (V) | 4.5 to 5.5 |
| Input Level | TTL |
| Output Level | TTL |
| Output Drive (mA) | -0.4/8 |
| Output | 3S |
| No. of Bits | 2 |
| Static Current | 4 |
| th (ns) | 0 |
| tpd(max) (ns) | 18 |
| tsu (ns) | 15 |

Description

These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54ALS74A and SN54AS74A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS74A and SN74AS74A are characterized for operation from 0°C to 70°C.

Features

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: sdas143c.pdf (114 KB)
Full datasheet in Zipped PostScript: sdas143c.psz (110 KB)

Pricing/Samples/Availability

| Orderable Device | <u>Package</u> | <u>Pins</u> | Temp (°C) | <u>Status</u> | Price/unit USD (100-999) | Pack Qty | Availability / Samples |
|------------------|----------------|-------------|-----------|---------------|-----------------------------|----------|------------------------|
| SN74ALS74AD | D | 14 | 0 TO 70 | ACTIVE | 0.42 | 50 | Check stock or order |
| SN74ALS74ADR | <u>D</u> | 14 | 0 TO 70 | ACTIVE | 0.38 | 2500 | Check stock or order |
| SN74ALS74AJ | <u>J</u> | 14 | 0 TO 70 | OBSOLETE | | | |
| SN74ALS74AN | N | 14 | 0 TO 70 | ACTIVE | 0.40 | 25 | Check stock or order |
| SN74ALS74AN3 | <u>N</u> | 14 | 0 TO 70 | OBSOLETE | | | |
| SN74ALS74ANSR | <u>NS</u> | 14 | 0 TO 70 | ACTIVE | 0.43 | 2000 | Check stock or order |

Application Reports

View Application Reports for Digital Logic

- ADVANCED SCHOTTKY (ALS AND AS) LOGIC FAMILIES (SDAA010 Updated: 02/05/1999)
- BUS-INTERFACE DEVICES WITH OUTPUT-DAMPING RESISTORS OR REDUCED-DRIVE <u>OUTPUTS</u> (SCBA012A - Updated: 08/01/1997)
- DESIGNING WITH LOGIC (SDYA009C Updated: 06/01/1997)
- <u>INPUT AND OUTPUT CHARACTERISTICS OF DIGITAL INTEGRATED CIRCUITS</u> (SDYA010 Updated: 02/05/1999)
- <u>LIVE INSERTION</u> (SDYA012 Updated: 02/05/1999)

Related Documents

- DOCUMENTATION RULES (SAP) AND ORDERING INFORMATION (SZZU001B, 4 KB Updated: 05/06/1999)
- LOGIC SELECTION GUIDE FEBRUARY 2000 (SDYU001M, 13837 KB Updated: 02/01/2000)
- MORE POWER IN LESS SPACE TECHNICAL ARTICLE (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 7/27/2000

