

High Precision, Impedance, and Electrochemical Front End

Ultra low power potentiostat channel: 6.5 µA of current consumption when powered on and all other blocks in

6 kB SRAM to preprogram AFE sequences

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)/[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

FEATURES

Analog input 16-bit ADC with both 800 kSPS and 1.6 MSPS options Voltage, current, and impedance measurement capability Internal and external current and voltage channels Ultralow leakage switch matrix and input mux Input buffers and programmable gain amplifier Voltage DACs Dual output voltage DAC with an output range of 0.2 V to 2.4 V 12-bit VBIAS0 output to bias potentiostat 6-bit VZERO0 output to bias TIA Ultra low power: 1 µA 1 high speed, 12-bit DAC Output range to sensor: ±607 mV Programmable gain amplifier on output with gain settings of 2 and 0.05 Amplifiers, accelerators, and references 1 low power, low noise potentiostat amplifier suitable for potentiostat bias in electrochemical sensing 1 low noise, low power TIA, suitable for measuring sensor current output 50 pA to 3 mA range Programmable load and gain resistors for sensor output Analog hardware accelerators Digital waveform generator Receive filters Complex impedance measurement (DFT) engine 1 high speed TIA to handle wide bandwidth input signals

Digital waveform generator for generation of sinusoid and

2.5 V and 1.82 V internal reference voltage sources

Fast power-up and power-down analog blocks for duty

Programmable AFE sequencer to minimize workload of

from 0.015 Hz up to 200 kHz

trapezoid waveforms

System level power savings

host controller

cycling

hibernate mode Smart sensor synchronization and data collection Cycle accurate control of sensor measurement Sequencer controlled GPIOs On-chip peripherals SPI serial input/output Wake-up timer Interrupt controller Power 2.8 V to 3.6 V supply 1.82 V input/output compliant Power-on reset Hibernate mode with low power DAC and potentiostat amplifier powered up to maintain sensor bias Package and temperature range 3.6 mm × 4.2 mm, 56-ball WLCSP 7 mm × 7 mm, 48-lead LFCSP AD5940 and AD5941 fully specified for operating temperature range of −40°C to +85°C AD5941W fully specified for operating temperature range of −40°C to +105°C AEC-Q100 qualified for automotive applications

APPLICATIONS

Electrochemical measurements Electrochemical gas sensors Potentiostat/amperometric/voltammetry/cyclic voltammetry Bioimpedance applications Skin impedance Body impedance Continuous glucose monitoring Battery impedance

SIMPLIFIED BLOCK DIAGRAM

Figure 1.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5940-5941.pdf&product=AD5940%20AD5941&rev=C) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2019-2022 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

5/2022—Rev. B to Rev. C

3/2020—Rev. A to Rev. B

[Automotive Products .. 134](#page-133-1)

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

8/2019—Rev. 0 to Rev. A

3/2019—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM

Figure 2. AD5940 Functional Block Diagram

Figure 3. AD5941 Functional Block Diagram

GENERAL DESCRIPTION

The AD5940 and AD5941are high precision, low power analog front ends (AFEs) designed for portable applications that require high precision, electrochemical-based measurement techniques, such as amperometric, voltammetric, or impedance measurements. The AD5940/AD5941 is designed for skin impedance and body impedance measurements, and works with the [AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) AFE in a complete bioelectric or biopotential measurement system. The AD5940/AD5941 is designed for electrochemical toxic gas sensing.

The AD5940/AD5941 consist of two high precision excitation loops and one common measurement channel, which enables a wide capability of measurements of the sensor under test. The first excitation loop consists of an ultra low power, dual-output string, digital-to-analog converter (DAC), and a low power, low noise potentiostat. One output of the DAC controls the noninverting input of the potentiostat, and the other output controls the noninverting input of the transimpedance amplifier (TIA). This low power excitation loop is capable of generating signals from dc to 200 Hz.

The second excitation loop consists of a 12-bit DAC, referred to as the high speed DAC. This DAC is capable of generating high frequency excitation signals up to 200 kHz.

The AD5940/AD5941 measurement channel features a 16-bit, 800 kSPS, multichannel successive approximation register (SAR) analog-to-digital converter (ADC) with input buffers, a built in antialias filter, and a programmable gain amplifier (PGA). An input multiplexer (mux) in front of the ADC allows the user to select an input channel for measurement. These input channels include multiple external current inputs, external voltage inputs, and internal channels. The internal channels allow diagnostic measurements of the internal supply voltages, die temperature, and reference voltages.

The current inputs include two TIAs with programmable gain and load resistors for measuring different sensor types. The first TIA, referred to as the low power TIA, measures low bandwidth signals. The second TIA, referred to as the high speed TIA, measures high bandwidth signals up to 200 kHz.

An ultra low leakage, programmable switch matrix connects the sensor to the internal analog excitation and measurement blocks. This matrix provides an interface for connecting external transimpedance amplifier resistors $(R_{TIA}S)$ and calibration resistors. The matrix can also be used to multiplex multiple electronic measurement devices to the same wearable electrodes.

A precision 1.82 V and 2.5 V on-chip reference source is available. The internal ADC and DAC circuits use this on-chip reference source to ensure low drift performance for the 1.82 V and 2.5 V peripherals.

The AD5940/AD5941 measurement blocks can be controlled via direct register writes through the serial peripheral interface (SPI) interface, or, alternatively, by using a preprogrammable sequencer, which provides autonomous control of the AFE chip. 6 kB of static random access memory (SRAM) is partitioned for a deep data first in, first out (FIFO) and command FIFO. Measurement commands are stored in the command FIFO and measurement results are stored in the data FIFO. A number of FIFO related interrupts are available to indicate when the FIFO is full.

A number of general-purpose inputs/outputs (GPIOs) are available and controlled using the AFE sequencer. The AFE sequencer allows cycle accurate control of multiple external sensor devices.

The AD5940/AD5941 operate from a 2.8 V to 3.6 V supply and are specified over a temperature range of −40°C to +85°C. The AD5940 is packaged in a 56-lead, 3.6 mm × 4.2 mm WLCSP. The AD5941 is packaged in a 48-lead LFCSP.

SPECIFICATIONS

AVDD = DVDD = 2.8 V to 3.6 V; the maximum difference between supplies = 0.3 V; IOVDD = 1.8 V \pm 10% and 2.8 V to 3.6 V; the ADC reference, excitation, DAC, and amplifier = 1.82 V, internal reference; low power DAC reference = 2.5 V, internal reference; T_A = −40°C to +85°C for the AD5940 and AD5941, unless otherwise noted. T_A = −40°C to 105°C for the AD5941W, unless otherwise noted.

Table 1.

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

l,

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

¹ VBIAS_CAP is only meant for internal biasing within the IC.

² Guaranteed by design, not production tested.

 3 Code distribution can be reduced if ADC output rate is reduced by using sinc2 filter option.

⁴ ADC offset and gain not calibrated for high power mode in production. User calibration can eliminate this error.

⁵ There is a correction factor of 1.835 V introduced to the ADC code to voltage conversion as a result of the calibration to the ADC.

⁶ A 1.835 V/1.82 V factor must be added while performing the calibration.

⁷ The 1.82 V reference is used to calibrate the ADC offset and gain.

⁸ If the ADC is calibrated and there is a hardware reset, the calibration registers are cleared to the default value. One way around this clear is to store the calibrated values in the MCU flash during factory calibration and load those values on power-up.

9 Noise can be reduced if ADC sample rate is reduced using the sinc2 filter. Se[e Table 2 f](#page-15-1)or ADC rms noise: digital filter settings.

¹⁰ The low power TIA gain resistor must be calibrated regularly because the resistor has a high temperature drift.

¹¹ Se[e Figure 8 f](#page-21-1)or details.

¹² Se[e Figure 10](#page-21-2) for details.

¹³ VBIAS0 can be used for sourcing the offset voltage to external amplifiers.

¹⁴ High speed DAC offset calibration can remove this error. See th[e High Speed DAC Calibration Options](#page-44-0) section for details.

¹⁵ Measured using the box method.

¹⁶ The watchdog can be turned off during system initialization.

¹⁷ IOVDD can optionally be powered from a 1.8 V supply rail.

ADC RMS NOISE SPECIFICATIONS

The internal 1.82 V reference is used for all measurements.

ADC RMS Noise: Digital Filter Settings

[Table 2](#page-15-1) provides the rms noise specifications for the ADC with different ADC digital filter settings.

Table 2. ADC RMS Noise¹

¹ Noise can be reduced if ADC sample rate is reduced using the sinc2 filter.

ADC RMS Noise: Peak-to-Peak Effective Bits

[Table 3](#page-16-1) provides the rms and peak-to-peak effective bits based on the noise results i[n Table 2 f](#page-15-1)or various PGA gain settings (peak-to-peak effective bits results are shown in parentheses). To calculate the rms bits, use the following equation:

log2 ((2 × Input Range)/RMS Noise)

where:

Input Range is the input voltage range to the ADC.

RMS Noise is the rms of the noise.

To calculate the peak-to-peak effective bits, use the following equation:

log2 ($(2 \times Input Range)/(6.6 \times RMS\, Noise)$)

¹ Settling time except for 50 Hz and 60 Hz notch filter enables.

 2 Settling time including 50 Hz and 60 Hz notch filter enables.

SPI TIMING SPECIFICATIONS

MOSI and MISO are launched on the falling edge of SCLK and sampled on the rising edge of SCLK by the host and the AD5940/AD5941, respectively. IOVDD = 2.8 V – 3.6 V and 1.8 V \pm 10%, unless otherwise noted.

Table 4.

SPI Timing Diagram

Figure 4. SPI Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 θ_{JC} is the junction to case thermal resistance.

Table 6. Thermal Resistance

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 6. AD5941 Pin Configuration

Table 7. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Magnitude vs. Frequency, ADC 1.82 V Voltage Reference AC PSRR

Figure 8. Magnitude vs. Frequency, Low Power 2.5 V Voltage Reference AC PSRR

Figure 9. Low Power Reference (2.5 V) vs. Supply Voltage, DC PSRR

Figure 10. High Power Reference vs. Supply Voltage, 1.11 V Voltage Reference DC PSRR

Figure 11. High Power Reference vs. Supply Voltage, ADC 1.82 V Voltage Reference DC PSRR

Figure 12. Low Power Potentiostat Input Bias Current (IBIAS) vs. RE0 Pin Voltage

Figure 13. Low Power TIA Input Bias Current (IBIAS) vs. Temperature

Figure 14. Low Power Potentiostat Input Bias Current vs. Temperature

Figure 15. Electrodermal Activity (EDA) Measurement Relative Error vs. Impedance

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Figure 16. VREF 1.8 V Lifetime Drift

REFERENCE TEST CIRCUIT

Figure 18. High Speed Loop Connected to Sensor (R1, R2, and R3), C1 and C2 Represent Capacitance to Ground

THEORY OF OPERATION

The main blocks of the AD5940/AD5941 are as follows:

- Low power, dual-output, string DAC used to set the sensor bias voltage and low frequency excitation. Supports chronoamperometric and voltammetry electrochemical techniques.
- Low power potentiostat that applies the bias voltage to the sensor.
- Low power TIA that performs low bandwidth current measurements.
- High speed DAC and amplifier designed to generate excitation signals for impedance measurements up to 200 kHz.
- High speed TIA that supports wider signal bandwidth measurements.
- High performance ADC circuit (see th[e High Performance](#page-52-0) [ADC Circuit](#page-52-0) section).

CONFIGURATION REGISTERS

Table 8. Configuration Registers Summary

- Programmable switch matrix. The input switching of the AD5940/AD5941 allows full configurability in the connections of the external sensors (see th[e Programmable](#page-70-0) [Switch Matrix](#page-70-0) section).
- Programmable sequencer (see the [Sequencer](#page-85-0) section).
- SPI interface.
- Waveform generator designed to create sinusoid and trapezoid waveforms up to 200 kHz (see th[e Waveform](#page-94-0) [Generator](#page-94-0) section).
- Interrupt sources that output to a GPIOx pin to alert the host controller that an interrupt event occurred (see the [Interrupts\)](#page-105-0).
- Digital inputs/outputs (see the [Digital Inputs/Outputs](#page-115-0) section).

Configuration Register—AFECON

Address 0x00002000, Reset: 0x00080000, Name: AFECON

Table 9. Bit Descriptions for AFECON Register

Power Mode Configuration Register—PMBW

Address 0x000022F0, Reset: 0x00088800, Name: PMBW

The power mode configuration register, PMBW, configures the high and low power system modes for the high speed DAC and ADC circuits.

Table 10. Bit Descriptions for PMBW Register

SILICON IDENTIFICATION

The AD5940/AD5941 contains a chip ID register and a hardware revision register.

These registers can be read by software to allow users to determine the revision of the silicon currently in use. ADIID is

IDENTIFICATION REGISTERS

Table 11. Identification Registers Summary

Analog Devices, Inc., Identification Register—ADIID

Address 0x00000400, Reset: 0x4144, Name: ADIID

Table 12. Bit Descriptions for ADIID Register

Chip Identification Register—CHIPID

Address 0x00000404, Reset: 0x5502, Name: CHIPID

Table 13. Bit Descriptions for CHIPID Register

always equal to 0x4144. The CHIPID register contains the device identifier (Bits[15:4] and silicon revision number (Bits[3:0]). The device identifier changes with silicon revision.

SYSTEM INITIALIZATION

To ensure proper operation of the AD5940/AD5941 device, an initialization sequence must be implemented after each device reset[. Table 14](#page-28-1) shows the required registers that must be written to, as well as the data that must be written to the register. If this initialization sequence is not followed correctly, the device does not function properly.

Table 14. AD5940/AD5941 Initialization

LOW POWER DAC

The ultra low power DAC is a dual output string DAC that sets the bias voltage of the sensor. There are two output resolution formats: 12-bit resolution (V_{BIAS0}) and 6-bit resolution (V_{ZERO0}).

In normal operation, the 12-bit output sets the voltage on the reference electrode and counter electrode pins, RE0 and CE0, via the potentiostat circuit. This voltage can also be sent to the VBIAS0 pin by configuring the SW12 switch (se[e Figure 23\)](#page-37-0). An external filtering capacitor can be connected to the V_{BIAS0} pin.

The 6-bit output sets the voltage to the positive low power TIA internal node that connects to the ADC mux, LPTIA_P. The voltage on the sense electrode is equal to this pin. This voltage is referred to as V_{ZERO0} and can be connected to the V_{ZERO0} pin by configuring the SW13 switch (se[e Figure 23\)](#page-37-0). In diagnostic mode, the V_{ZERO0} output can also be connected to the high speed TIA by setting Bit 5 in the LPDACCON0 register to 1.

The low power DAC reference source is a low power, 2.5 V reference.

The low power DACs are made up of two 6-bit string DACs. The main 6-bit string DAC provides the VZERO0 DAC output, and is made up of 63 resistors. Each resistor is the same value.

The main 6-bit string with the 6-bit subDAC provides the V_{BIAS0} DAC output. In 12-bit mode, the MSBs select a resistor from the main string DAC. The top end of this resistor is selected as the top of the 6-bit subDAC, and the bottom end of the selected resistor is connected to the bottom of the 6-bit subDAC string, as shown i[n Figure 19.](#page-30-2)

The resistor matching between the 12-bit and 6-bit DACs means 64 LSB₁₂ (V_{BIAS0}) is equal to one LSB₆ (V_{ZERO0}).

The output voltage range is not rail to rail. Rather, it ranges from 0.2 V to 2.4 V for the 12-bit output of the low power DAC. Therefore, the LSB value of the 12-bit output (12-BIT_ DAC_{LSB}) is

$$
12\text{-}BIT_DAC_LSB = \frac{2.2 \text{ V}}{2^{12} - 1} = 537.2 \text{ }\mu\text{V}
$$

The 6-bit output range is from 0.2 V to 2.366 V. This range is not 0.2 V to 2.4 V because there is a voltage drop across R1 in the resistor string (se[e Figure 19\)](#page-30-2). The LSB value of the 6-bit output (6-BIT_DAC_LSB) is

 $6-BIT_DAC_LSB = 12-BIT_DAC_LSB \times 64 = 34.38$ mV

To set the output voltage of the 12-bit DAC, write to LPDACDAT0, Bits[11:0]. To set the 6-bit DAC output voltage, write to LPDACDAT0, Bits[17:12].

If the system clock is 16 MHz, LPDACDAT0 takes 10 clock cycles to update. If system clock is 32 kHz, LPDACDAT0 takes one clock cycle to update. Take these values into consideration when using the sequencer.

The following code demonstrates how to correctly set the LPDACDAT0 value:

SEQ WR(REG AFE LPDACDAT0, 0x1234);

SEQ WAIT(10); // Wait 10 clocks for LPDADAT0 to update

SEQ_SLP();

Optionally, the waveform generator described in the [Waveform](#page-94-0) [Generator](#page-94-0) section can be used as the DAC codes source for the low power DAC. When using the waveform generator with the low power DAC, ensure that the settling time specification of the low power DAC is not violated. The system clock source must be the 32 kHz oscillator. This feature is provided for ultra low power, always on, low frequency measurements, such as skin impedance measurements where the excitation signal is approximately 100 Hz and system power consumption needs to be <100 μA.

LOW POWER DAC SWITCH OPTIONS

There are a number of switch options available that allow the user to configure the low power DAC for various modes of operation. These switches facilitate different use cases, such as electrochemical impedance spectroscopy. [Figure 23](#page-37-0) shows the available switches, labeled SW0 to SW4. These switches are controlled either automatically via Bit 5 in the LPDACCON0 register, or individually via the LPDACSW0 register

When LPDACCON0, Bit 5, is cleared, the switches are configured for normal mode. The SW2 switch and the SW3 switch are closed and the SW0, SW1, and SW4 switches are open. When LPDACCON0, Bit 5, is set, the switches are configured for diagnostic mode. The SW0 switch and the SW4 switch are closed and the remaining switches are open. This feature is designed for electrochemical use cases, such as continuous glucose measurement where, in normal mode, the low power TIA measures the sense electrode. Then, in diagnostic mode, the high speed TIA measures the sense electrode. By switching the V_{ZERO0} voltage output from the low power TIA to the high speed TIA, the effective bias on the sensor, VBIAS0 – VZERO0, is unaffected. Using the high speed TIA facilitates high bandwidth measurements, such as impedance, ramp, and cyclic voltammetry.

Use the LPDACSW0 register to control the switches individually. LPDACSW0, Bit 5, must be set to 1. Then, each switch can be individually controlled via LPDACSW0, Bits[4:0].

Figure 19. Low Power DAC Resistor String

RELATIONSHIP BETWEEN THE 12-BIT AND 6-BIT OUTPUTS

The 12-bit and 6-bit outputs are mostly independent. However, the selected 12-bit value does have a loading effect on the 6-bit output that must be compensated for in user code, particularly when the 12-bit output level is greater than the 6-bit output.

When the 12-bit output is less than the 6-bit output,

12-Bit DAC Output Voltage = 0.2 V + (LPDACDAT0, Bits[11:0] \times 12-BIT_LSB_DAC)

6-Bit DAC Output Voltage = 0.2 V + (LPDACDAT0, $Bits[17:12] \times 6-BIT_LSB_DAC$ – 12-BIT_LSB_DAC)

When the 12-bit output is \geq the 6-bit output,

12-Bit DAC Output Voltage = 0.2 V + (LPDACDAT0, $Bits[11:0] \times 12-BIT_LSB_DAC$

6-Bit DAC Output Voltage = 0.2 V + (LPDACDAT0, $Bits[17:12] \times 6-BIT_LSB_DAC$

Therefore, in user code, it is recommended to add the following:

```
12\text{BITCODE} = \text{LPDACDATA} [11:0];
6BITCODE = LPDACDAT0 [17:12]; 
if (12BITCODE < (6BITCODE *64))
```

```
LPDACDAT [11:0] = (12BITCODE - 1);
```
This code ensures that the 12-bit output voltage is equal to the 6-bit output voltage when LPDACDAT0, Bits[11:0] = $64 \times$ LPDACDAT0, Bits[17:12].

LOW POWER DAC USE CASES

Electrochemical Amperometric Measurement

In an electrochemical measurement, the 12-bit output sets the voltage on the reference electrode pin via the potentiostat circuit shown in [Figure 20.](#page-30-3) The voltage on the CE0 pin and RE0 pin is referred to as V_{BIAS0}. The 6-bit output sets the bias voltage on the LPTIA_P node; this output sets the voltage on the sense electrode pin, SE0. This voltage is referred to as VZERO0. The bias voltage on the sensor effectively becomes the difference between the 12-bit output and the 6-bit output.

Figure 20. Electrochemical Standard Configuration

Electrochemical Impedance Spectroscopy

In many electrochemical applications, there is significant value in carrying out a diagnostic measurement. A typical diagnostic technique is to carry out an impedance measurement on the sensor. For some sensor types, the dc bias on the sensor must be maintained during the impedance measurement. The AD5940/AD5941 facilitates this dc bias. To perform this measurement, set LPDACCON0, Bit $5 = 1$. V $_{\text{ZERO0}}$ voltage is set to the input of the high speed TIA and the high speed DAC generates an ac signal. The level of the ac signal is set via the VBIAS0 voltage output of the low power DAC, and the voltage on SE0 is maintained by V_{ZERO0} voltage. The high speed DAC dc buffers must also be enabled by setting AFECON, Bit 21.

Low Power DAC in 4-Wire Isolated Impedance Measurements

For 4-wire isolated impedance measurements, such as body impedance measurements, a high frequency sinusoidal waveform is applied to the sensor via the high speed DAC. A commonmode voltage is set across the sensor using the low power DAC 6-bit output voltage, V_{ZERO} , and the low power TIA. This configuration sets the common-mode voltage between AIN2 and AIN3 (se[e Figure 21\)](#page-31-1). To enable this common-mode voltage setup, SWMUX, Bit 3, must be set to 1. The V_{BIAS0} voltage output of the low power DAC also sets the common-mode voltage for the high speed DAC excitation buffer.

Figure 21. Low Power DACs Used in a 4-Wire Impedance Measurement (HSTIA_P = Positive Output of High Speed TIA)

LOW POWER DAC CIRCUIT REGISTERS

Table 15. Low Power TIA and Low Power DAC Registers Summary

LPDACCON0 Register—LPDACCON0

Address 0x00002128, Reset: 0x00000002, Name: LPDACCON0

Table 16. Bit Descriptions for LPDACCON0 Register

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Low Power DAC Switch Control Register—LPDACSW0

Address 0x00002124, Reset: 0x00000000, Name: LPDACSW0

Table 17. Bit Descriptions for LPDACSW0 Register

Low Power DAC Data Output Register—LPDACDAT0

Address 0x00002120, Reset: 0x00000000, Name: LPDACDAT0

Table 18. Bit Descriptions for LPDACDAT0 Register

Low Power Reference Control Register—LPREFBUFCON

Address 0x00002050, Reset: 0x00000000, Name: LPREFBUFCON

Table 19. Bit Descriptions for LPREFBUFCON Register

Common-Mode Switch Mux Register—SWMUX

Address 0x0000235C, Reset: 0x00000000, Name: SWMUX

Table 20. Bit Descriptions for SWMUX Register

LOW POWER POTENTIOSTAT

The AD5940/AD5941 has a low power potentiostat that sets and controls the bias voltage of an electrochemical sensor. Typically, the output of the potentiostat is connected to CE0. The noninverting input is connected to VBIAS0 voltage and the inverting input is connected to RE0 as shown in [Figure 20.](#page-30-3) For an electrochemical cell, the potentiostat maintains the bias voltage on the reference electrode (RE0) by sourcing or sinking current through the counter electrode (CE0).

The output of the potentiostat can be connected to various package pins through the switch matrix (see the [Programmable](#page-70-0) [Switch Matrix](#page-70-0) section for details). There are a number of configurable switch options around the potentiostat to provide numerous configuration options (se[e Figure 23\)](#page-37-0).

The potentiostat can also be used a standard buffer output to output VBIAS0 voltage onto CE0. To achieve this, the inverting input is connected to the output of the potentiostat by closing the SW10 switch, as shown i[n Figure 23.](#page-37-0)

LOW POWER TIA

The AD5940/AD5941 each has a low power TIA channel that amplifies small current inputs to voltages to be measured by the ADC. The load resistor and gain resistor are internal and programmable. Select the R_{TIA} value that maximizes the ADC input range of ±900 mV when PGA gain is 1 or 1.5. Refer to th[e Specifications](#page-6-0) section for the maximum voltage for other PGA settings.

To calculate the required gain resistor, use the following equation:

$$
I_{MAX} = \frac{0.9 \text{ V}}{R_{TIA}}
$$

where:

 I_{MAX} is the expected full-scale input current. R_{TIA} is the required gain resistor.

There are a number of switches around the low power TIA circuitry. The LPTIASW0 register configures these switches. [Figure 23](#page-37-0) shows the available switches. When the TIAGAIN bits (Bits[9:5]) in the LPTIACON0 register are set, these switches are closed automatically. When these switches are closed, there is a force/sense circuit with a low-pass filter resistor (R_{LPF}) and a capacitor on the AIN4/LPF0 pin that acts as a resistor-capacitor (RC) delay circuit. The LPTIA0_P_LPF0 connects the output of the low power TIA low-pass filter to the ADC mux. Analog Devices recommends that the LPTIA0_P_LPF0 mux option be selected as the ADC input when using the low power TIA. It is recommended to connect a 100 nF capacitor between the RC0_0 pin and the RC0_1 pin to stabilize the low power TIA.

LOW POWER TIA PROTECTION DIODES

Back to back protection diodes are connected in parallel with the RTIA resistor. These diodes are connected or disconnected by closing or opening SW0, controlled by LPTIASW0, Bit 0. These diodes are intended for use when switching R_{TIA} gain settings to amplify small currents to prevent saturation of the TIA. These diodes have a leakage current specification dependent on the voltage across the diodes. If the differential voltage across the diodes is >200 mV, leakage can be >1 nA. If the voltage is >500 mV, leakage can be $>1 \mu$ A.

Current-Limit Feature of the Low Power TIA and

Potentiostat amplifier

In addition to the protection diode, the low power TIA also has a built in current limiting feature. If the current sourced or sunk from the low power TIA is greater than the overcurrent limit protection specified i[n Table 1,](#page-6-3) the amplifiers clamp the current to this limit. If a sensor attempts to source or sink more than the overcurrent limit during startup, the amplifier clamps the output current. Do not use this feature more frequently or for longer than specified i[n Table 1.](#page-6-3)

Low Power TIA Force/Sense Feature

The LPTIACON0[9:5] bits select different gain resistor values for the low power TIA, labeled as R_{TIA} in [Figure 23.](#page-37-0) The force and sense connections shown on the feedback path of the low power TIA are used to avoid voltage $(I \times R)$ drops on the switches, which select different R_{TIA} settings for the internal R_{TIA} .

USING AN EXTERNAL RTIA

To use an external R_{TIA} resistor, take the following steps:

- 1. Connect an external R_{TH} resistor across the RC0_0 pin and the RC0_1 pin.
- 2. Clear LPTIACON0, Bits $[9:5] = 0$ to disconnect the internal R_{TIA} resistor from the TIA output terminal.
- 3. Close the SW9 switch by setting LPTIASW0, Bit $9 = 1$. When using the internal R_{TIA} resistor, open the SW9 switch.
- 4. Connect an external capacitor in parallel with an external RTIA resistor to maintain loop stability. The recommended value of this external capacitor is 100 nF.

RECOMMENDED SWITCH SETTINGS FOR VARIOUS OPERATING MODES

[Table 21](#page-36-0) describes the recommended switch settings in the low power potentiostat loop for various measurement types. For all measurement types, setting the switch to 1 closes the switch and setting the switch to 0 opens the switch. LPTIASW0[13:0] controls SW13 to SW0, as shown in [Figure 23.](#page-37-0) [Figure 22](#page-35-4) shows the relationship between the $R_{\rm LOAD}$ and $R_{\rm GAIN}$ settings for the LPTIA. RLOAD is configured by setting LPTIACON0 [12:10]. RGAIN is configured by LPTIACON0[9:5]. When RLOAD is large, it uses resistors from the R_{GAIN} bank, reducing the size of R_{GAIN} . See descriptions in the LPTIACON0 bit fields [\(Table 22](#page-38-1) and [Table 24\)](#page-39-0) for details.

Figure 22. LPTIA RLOAD and RGAIN Configuration
٠

Table 21. Recommended Switch Settings in Low Power Potentiostat Loop

 1 0xXX = don't care.

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Figure 23. Low Bandwidth Loop Switches

16778-220 16778-220

LOW POWER TIA CIRCUITS REGISTERS

Table 22. Low Power TIA and DAC Registers Summary

Low Power TIA Switch Configuration Register—LPTIASW0

Address 0x000020E4, Reset: 0x00000000, Name: LPTIASW0

Table 23. Bit Descriptions for LPTIASW0 Register

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Low Power TIA Control Bits, Channel 0 Register—LPTIACON0

Address 0x000020EC, Reset: 0x00000003, Name: LPTIACON0

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

HIGH SPEED DAC CIRCUITS

The 12-bit high speed DAC generates an ac excitation signal when measuring the impedance of an external sensor. Control the DAC output signal directly by writing to a data register or by using the automated waveform generator block. The high speed DAC signal is fed to an excitation amplifier designed specifically to couple the ac signal on top of the normal dc

bias voltage of a sensor.

HIGH SPEED DAC OUTPUT SIGNAL GENERATION

There are two ways of setting the output voltage of the high speed DAC, as follows:

• A direct write to the DAC code register, HSDACDAT. This register is a 12-bit register where the most significant bit (MSB) is a sign bit. Writing 0x800 results in a 0 V output. Writing 0x200 results in negative full-scale, and writing 0xE00 results in positive full-scale. The following equation can be used for calculating the output voltage:

$$
V_{OUT} = \left(\frac{HSDACDAT - 2^{11}}{2^{11}}\right) \times 404.4 \text{mV} \times
$$

INAMPGNMDE × ATTENEN

where:

 V_{OUT} is the voltage at the output of the excitation amplifier. HSDACDAT is the 12-bit HSDAC code register value. INAMPGNMDE is the gain setting of the excitation amplifier. The setting can be 2 or 0.25.

ATTENEN is the attenuator setting. The setting can be 1 or 0.2.

Use the automatic waveform generator. The waveform generator can be programmed to generate fixed frequency, fixed amplitude signals including, sine, trapezoid, and square wave signals. If the user selects the sine wave, options exist to adjust the offset and phase of the output signal. The following equation can be used to calculate the sine wave amplitude:

$$
V_{OUT(p-p)} = \left(\frac{WGANPLITUDE}{2^{11} - 1}\right) \times 808.8 \text{mV} \times
$$

INAMPGNMDE × ATTENEN

where:

 $V_{\text{OUT}(p-p)}$ is the peak-to-peak voltage of the ac signal. WGAMPLITUDE is the 12-bit HSDAC code register value. INAMPGNMDE is the gain setting of the excitation amplifier. The setting can be 2 or 0.25.

ATTENEN is the attenuator setting. The setting can be 1 or $0.2.$

POWER MODES OF THE HIGH SPEED DAC CORE

The reference source of the high speed DAC is an internal 1.82 V precision reference voltage (VREF_1V82 pin). There are three basic modes of operation for the high speed DAC that trade off between power consumption vs. output speed: low power mode, high power mode, and hibernate mode. The high speed DAC can also be placed into hibernate mode when inactive.

Low Power Mode

Low power mode is used when the high speed DAC output signal frequency is <80 kHz.

When configuring the high speed DAC for low power mode, take the following steps:

- 1. Clear the PMBW register (Bit $0 = 0$).
- 2. In this mode, the system clock to the high speed DAC and the ADC is 16 MHz.
- 3. Ensure that CLKSEL, Bits $[1:0] = 0$ to select a 16 MHz, internal, high frequency oscillator clock source. Ensure the system clock divide ratio is 1 (CLKCON0, Bits[5:0] = 0 or 1.
- 4. If the internal high speed oscillator is selected as the system clock source, ensure that the 16 MHz option is selected. Set HSOSCCON, Bit $2 = 1$.

High Power Mode

High power mode increases the bandwidth supported by the high speed DAC amplifiers. Use high power mode when the high speed DAC frequency is greater than 80 kHz. To enter high power mode, a number of register writes are required.

To configure the high speed DAC for high power mode, take the following steps:

- 1. Set the PMBW register, Bit $0 = 1$. Power consumption is increased, but the output signal bandwidth increases to a maximum of 200 kHz. In high power mode, the system clock to the DAC and the ADC is 32 MHz.
- 2. Ensure that CLKSEL Bits[1:0] select a 32 MHz clock source. For example, to select an internal high speed oscillator, set CLKSEL Bits[1:0] (SYSCLKSEL) = 00. Ensure that the system clock divide ratio is 1 (CLKCON0 Bits $[5:0] = 0$ or 1).
- 3. If the internal high speed oscillator is selected as the system clock source, ensure that the 32 MHz option is selected. Clear HSOSCCON, Bit $2 = 0$.

Hibernate Mode

When the AD5940/AD5941 enter hibernate mode, the clocks to the high speed DAC circuits are clock gated to save power. When in active mode and the high speed DAC is not in use, disable the clocks to save power.

HIGH SPEED DAC FILTER OPTIONS

The output stage of the high speed DAC features a configurable reconstruction filter. The configuration of the reconstruction filter is dependent on the output signal frequency of the DAC.

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Bits[3:2] in the PMBW register configure the 3 dB cutoff frequency of the reconstruction filter. Ensure that the cutoff frequency is higher than the required DAC output frequency.

- PMBW Bits $[3:2] = 01$ for optimal performance if the DAC update frequency is ≤50 kHz.
- PMBW Bits[3:2] = 10 for optimal performance if the DAC update rate is ≤100 kHz.
- PMBW Bits $[3:2] = 11$ for optimal performance if the DAC update rate is up to 250 kHz.

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

HIGH SPEED DAC OUTPUT ATTENUATION OPTIONS

Scaling options to modify the output signal amplitude to the sensor are present for the high speed DAC output. The output of the 12-bit DAC string is ± 300 mV before any attenuation or gain. At the DAC output, there is a gain stage of 1 or 0.2. At the PGA stage, there are gain options of 2 or 0.25[. Table 29](#page-45-0) describes the available gain options and the corresponding output voltage ranges.

HIGH SPEED DAC EXCITATION AMPLIFIER

[Figure 25](#page-43-0) illustrates the operation of the excitation amplifier and its connection to the switch matrix. There are four inputs to the excitation amplifier: DACP, DACN, positive (P), and negative (N). The high speed DAC is a differential output DAC where the positive and negative inputs feed directly to the excitation amplifier.

Figure 25. High Speed DAC Excitation Amplifier

The voltage difference between these two outputs sets the peakto-peak voltage on the output waveform. The P and N inputs maintain the stability of the excitation amplifier by providing a feedback path from the sensor, and set the common-mode for the high speed DAC output. Under normal circumstances, the common mode is set by the $V_{\rm ZERO0}$ output connected to the N input. There is also an option to apply a dc bias voltage to the sensor and couple an ac signal onto this bias, as shown i[n Figure](#page-43-1) [26.](#page-43-1)

Figure 26. Sensor Excitation Signal

An option is available if the sensor requires a bias voltage between the counter and sense electrode. VBIAS0 sets the voltage on the counter electrode (the common-mode voltage of the high speed DAC) and $V_{\rm ZERO0}$ sets the voltage on the sense electrode. $V_{\rm ZERO0}$ must be connected to the positive terminal on the high speed TIA (HSTIACON, Bits $[1:0] = 01$). The dc buffers of the DAC must also be enabled by setting AFECON, Bit 21. With this configuration, a waveform can be achieved, as shown i[n Figure 26.](#page-43-1) The

bias across the sensor is effectively the difference between VBIAS0 and VZERO0.

Note that the high speed DAC signal chain must never be used in conjunction with the low power TIA. The high speed DAC can become unstable, leading to incorrect measurements.

COUPLING AN AC SIGNAL FROM THE HIGH SPEED DAC TO THE DC LEVEL SET BY THE LOW POWER DAC

The AD5940/AD5941 contain a low power potentiostat channel to configure an electrochemical sensor. In normal operation, the bias voltage of the sensor between the RE0 and SE0 electrodes is set by the low power DAC outputs, VBIAS0 and VZERO0, where VBIAS0 sets the bias to the potentiostat and the voltage on the CE0 pin. V_{ZERO0} sets the bias voltage on the low power TIA and the SE0 pin. The high speed DAC circuit is not used. However, for ac impedance measurements, the output of the excitation amplifier must be connected to the CE0 pin. The potentiostat must be disconnected so that the entire signal comes from the excitation amplifier output. The high speed TIA is connected to the SE0 pin and the low power TIA is disconnected. The sensor bias must then be set by the high speed TIA and the excitation amplifier.

To set the sensor bias, take the following steps:

- 1. The V_{ZERO0} output of the low power DAC must be connected to the noninverting input of the high speed TIA (HSTIACON, Bits $[1:0] = 01$, which sets the voltage on the SE0 pin, or whichever pin is connected to the inverting input of the high speed TIA via the switch matrix.
- 2. The DAC dc buffers must be enabled (AFECON, Bit $21 = 1$). [Figure 25](#page-43-0) shows the connection of the dc buffers to the excitation amplifier. These buffers enable the low power DAC outputs to drive the required bias voltage to the excitation amplifier and the high speed TIA.
- 3. The dc bias is the difference between VBIAS0 and VZERO0.

AVOIDING INCOHERENCY ERRORS BETWEEN EXCITATION AND MEASUREMENT FREQUENCIES DURING IMPEDANCE MEASUREMENTS

The following settings are recommended to avoid incoherency errors between excitation and measurement frequencies during impedance measurements:

- The Hanning window is always on (DFTCON Bit $0 = 1$).
- In low power mode, the high speed DAC update rate is $16 MHz \div 7$ (HSDACCON Bits[8:1] = 0x1B). In high power mode, the high speed DAC update rate is 32 MHz \div 7 $(HSDACCON Bits[8:1] = 0x7).$
- In low power mode, the ADC sampling rate is 800 kSPS (high frequency oscillator = 16 MHz). In high power mode, the ADC sampling rate is 1.6 MSPS (high frequency oscillator = 32 MHz).

Note that disabling the Hanning window may result in degraded performance.

HIGH SPEED DAC CALIBRATION OPTIONS

The high speed DAC is not calibrated during production testing by Analog Devices. This section describes the steps to calibrate the high speed DAC for all gain settings and in both high power and low power modes.

Calibrate the high speed DAC when the DAC is needed to generate an excitation signal to a sensor. If an offset error exists on the excitation signal, and a current or voltage output requires measurement, the excitation signal can exceed the headroom of the selected TIA, ADC input buffer, or PGA setting.

[Figure 28](#page-44-0) shows the circuit diagram for high speed DAC calibration. A precision external resistor, RCAL, is required between the RCAL0 pin and the RCAL1 pin. To calibrate the offset, the differential voltage measured across the R_{CAL} resistor must be 0 V.

Calibrate the high speed DAC with the required bit settings (HSDACCON, Bit 12 and Bit 0). For example, if the DAC is calibrated with HSDACCON, Bit 12 = 0 and HSDACCON, Bit $0 = 0$, and the user changes HSDACCON, Bit 12 to 1, an offset error is introduced. Either the DACOFFSET register or DACOFFSETHS register must be recalibrated for the new output range.

The gain calibration is optional and adjusts the peak-to-peak voltage swing. Alternatively, adjust the voltage swing by changing the maximum and/or minimum DAC code.

The high speed DAC transfer function is shown in [Figure 27.](#page-44-1) [Figure 28](#page-44-0) shows how the common-mode voltage is set by the noninverting input of the high speed TIA. This voltage must be set by the low power DAC VZERO0 output or by the internal 1.11 V ADC VBIAS0 voltage.

The AD5940/AD5941 software development kit includes sample functions that demonstrate how to use the ADC to measure the differential voltage across the RCAL resistor and how to adjust the appropriate calibration register until the differential voltage is ~0 V. The AD5940/AD5941 software development kit is available for download from the AD5940/AD5941 product page.

HIGH SPEED DAC CIRCUIT REGISTERS

Table 25. High Speed DAC Control Registers Summary

High Speed DAC Configuration Register—HSDACCON

Address 0x00002010, Reset: 0x0000001E, Name: HSDACCON

Table 26. Bit Descriptions for HSDACCON Register

High Speed DAC Code Register—HSDACDAT

Address 0x00002048, Reset: 0x00000800, Name: HSDACDAT

Table 27. Bit Descriptions for HSDACDAT Register

Table 28. High Speed DAC Calibration Registers Summary

Table 29. High Speed DAC Calibration Register Assignment

Calibration Data Lock Register—CALDATLOCK

Address 0x00002230, Reset: 0xDE87A5A0, Name: CALDATLOCK

Table 30. Bit Descriptions for CALDATLOCK Register

DAC Gain Register—DACGAIN

Address 0x00002260, Reset: 0x00000800, Name: DACGAIN

Protected by CALDATLOCK. Valid for all settings of HSDACCON, Bit 12 and HSDACCON, Bit 0.

Table 31. Bit Descriptions for DACGAIN

DAC Offset with Attenuator Enabled (Low Power Mode) Register—DACOFFSETATTEN

Address 0x00002264, Reset: 0x00000000, Name: DACOFFSETATTEN

The LSB adjustment is typically 4.9 μV for HSDACCON. Bit $12 = 1$ and HSDACCON, Bit $0 = 1$. The LSB adjustment is typically 24.7 μV for HSDACCON, Bit $12 = 1$ and HSDACON, Bit $0 = 0$.

Table 32. Bit Descriptions for DACOFFSETATTEN

DAC Offset with Attenuator Disabled (Low Power Mode Register)—DACOFFSET

Address 0x00002268, Reset: 0x00000000, Name: DACOFFSET

The LSB adjustment is typically 197.7 μ V for HSDACCON, Bit 12 = 0 and HSDACCON, Bit 0 = 0. The LSB adjustment is typically 39.5 μ V for HSDACCON, Bit 12 = 0 and HSDACCON, Bit 0 = 1.

Table 33. Bit Descriptions for DACOFFSET Register

DAC Offset with Attenuator Enabled (High Speed Mode Register)—DACOFFSETATTENHS

Address 0x000022B8, Reset: 0x00000000, Name: DACOFFSETATTENHS

Protected by CALDATLOCK. The LSB adjustment is typically 4.9 μ V for HSDACCON, Bit 12 = 1 and HSDACCON, Bit 0 = 1. The LSB adjustment is typically 24.7 μ V for HSDACCON, Bit 12 = 1 and HSDACCON, Bit 0 = 0.

DAC Offset with Attenuator Disabled (High Speed Mode Register)—DACOFFSETHS

Address 0x000022BC, Reset: 0x00000000, Name: DACOFFSETHS

Protected by CALDATLOCK. The LSB adjustment is typically 197.7 μV for HSDACCON, Bit 12 = 0 and HSDACCON, Bit 0 = 0. The LSB adjustment is typically 39.5 μ V for HSDACCON, Bit 12 = 0 and HSDACCON, Bit 0 = 1.

Table 35. Bit Descriptions for DACOFFSETHS

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

HIGH SPEED TIA CIRCUITS

The high speed TIA measures wide bandwidth input signals up to 200 kHz.

The output of the high speed TIA is connected to the main ADC mux, where this output can be programmed as the ADC input channel.

This block is designed for impedance measurements in conjunction with the high speed DAC and excitation amplifier.

HIGH SPEED TIA CONFIGURATION

The high speed TIA is disabled by default and is turned on by setting AFECON [11] = 1. The high speed TIA has programmable flexibility built into the input signal selection, gain resistor selection, input load resistor selection, and common-mode voltage source.

Input Signal Selection

The input signal options are as follows:

- The SE0 input pin.
- The AIN0, AIN1, AIN2, and AIN3/BUF_VREF1V8 input pins.
- The DE0 input pin, which has its own RLOAD/RTIA options and is user programmable.

Gain Resistor Selection

The gain resistor (R_{TIA}) options are 50 Ω to 160 k Ω for the DE0 input, and 200 Ω to 160 kΩ for all other input pins.

Load Resistor Selection

The load resistor (R_{LOAD}) options are as follows:

- R_{LOAD02} and R_{LOAD04} are fixed 100 Ω for SE0 and AFE3.
- For the DE0 pin, RLOAD is programmable. The user can select values from 0 Ω, 10 Ω, 30 Ω, 50 Ω, and 100 Ω.

Common-Mode Voltage Selection

The high speed TIA common-mode voltage setting, on the positive input to the high speed TIA amplifier, is configurable. The configuration options are as follows:

- Internal 1.11 V reference source, which is the same as the VBIAS_CAP pin voltage.
- Low power DAC output (VZERO0).

[Figure 29](#page-48-0) shows the high speed TIA connections to the switch matrix and external pins. Note the extra load and gain resistors, RLOAD_DE0 and R_{TIA_DE0}, respectively, available on the DE0 pin.

External RTIA Selection

The high speed TIA has the option of selecting an external gain resistor instead of the internal R_{TIA} gain options. To perform this selection, connect one end of the resistor to the DE0 pin and connect the other end to AIN0, AIN1, AIN2, or AIN3/ BUF_VREF1V8. The DE0 pin must be connected to the output of the high speed TIA.

To use the DE0 pin for the external R_{TIA} value, set the following register values:

- $DEORESCON = 0x97.$
- $HSRTIACON, Bits[3:0] = 0xF.$

AIN0, AIN1, AIN2, or AIN3/BUF_VREF1V8 (whichever pin the resistor is connected to) must be connected to the inverting input of the high speed TIA (see th[e Programmable Switch](#page-70-0) [Matrix](#page-70-0) section). When DE0RESCON = $0x97$, the R_{LOAD} _{DE0} and R_{TIA} _{DE0} resistors are short circuit, which means that the external R_{TIA} is connected directly to the output of the high speed TIA.

Figure 30. Connecting External R_{TIA} to the High Speed TIA

Table 36. High Speed TIA Resistor Options on the DE0 Input

HIGH SPEED TIA CIRCUIT REGISTERS

Table 37. High Speed TIA Registers Summary

High Speed RTIA Configuration Register—HSRTIACON

Address 0x000020F0, Reset: 0x0000000F, Name: HSRTIACON

This register controls the high speed R_{TIA} , current protection diode, and feedback capacitor

Table 38. Bit Descriptions for HSRTIACON Register

DE0 High Speed TIA Resistors Configuration Register—DE0RESCON

Address 0x000020F8, Reset: 0x000000FF, Name: DE0RESCON

Table 39. Bit Descriptions for DE0RESCON Register

High Speed TIA Configuration Register—HSTIACON

Address 0x000020FC, Reset: 0x00000000, Name: HSTIACON

Table 40. Bit Descriptions for HSTIACON Register

16778-229

 229 16778

HIGH PERFORMANCE ADC CIRCUIT **ADC CIRCUIT OVERVIEW**

The AD5940/AD5941 implements a 16-bit, 800 kSPS, multichannel SAR ADC. The ADC operates from a 2.8 V to 3.6 V power supply. The host microcontroller interfaces to the ADC via the sequencer or directly through the SPI interface.

An ultralow leakage switch matrix is used for sensor connection and can also be used to multiplex multiple electronic measurement devices to the same wearable electrodes.

The ADC uses a precision, low drift, factory calibrated 1.82 V reference. An external reference source can also be connected to the VREF_1V8 pin.

ADC conversions are triggered by writing directly to the ADC control register via the SPI interface, or by writing to the ADC control register via the sequencer.

ADC CIRCUIT DIAGRAM

[Figure 31](#page-52-0) shows the ADC core architecture[. Figure 31](#page-52-0) excludes input buffering, gain stages, and output postprocessing.

Figure 31. ADC Core Block Diagram (IN+, REF, GND, and IN− are Internal Nodes)

Figure 32. Basic Diagram of ADC Input Channel

ADC CIRCUIT FEATURES

An input multiplexer, located in front of the high speed, multichannel, 16-bit ADC, enables the measurement of a number of external and internal channels. These channels include the following:

- Two low power current measurement channels. These channels measure the low current outputs of the connected sensor through the SE0 pin or DE0 pin. The current channels feed into a programmable load resistor.
- One low power TIA. The low power TIA has its own programmable gain resistor to convert very small currents to a voltage signal that can be measured by the ADC. The low power current channel can be configured to sample with or without a low-pass filter in place.
- One high speed current input channel for performing impedance measurements up to 200 kHz. The high speed current channel has a dedicated high speed TIA with a programmable gain resistor.
- Multiple external voltage inputs.
	- Six dedicated voltage input channels: AIN0, AIN1, AIN2, AIN3/BUF_VREF1V8, AIN4/LPF0, and AIN6 (AD5940 only).
	- The sensor electrode pins, SE0, DE0, RE0, and CE0, can also be measured as ADC voltage pins. Divide by 2 options are available on the CE0 pin.
- Internal ADC channels.
	- AVDD, DVDD, and AVDD_REG power supply measurement channels.
	- ADC, high speed DAC, and low power reference voltage sources.
	- Internal die temperature sensor.
	- Two low power DAC output voltages, VBIAS0 and VZERO0.
- ADC result post processing features.
	- Digital filters (sinc2 and sinc3) and 50 Hz/60 Hz power supply rejection. The sinc2 and sinc3 filters have programmable oversampling rates to allow the user to trade off conversion speed vs. noise performance.
	- Discrete Fourier transform (DFT), used with impedance measurements to automatically calculate magnitude and phase values.
	- Programmable averaging of ADC results to separate the sinc2 and sinc3 filters.
	- Programmable statistics option for calculating mean and variance automatically.
- Multiple calibration options to support system calibration of the current, voltage, and temperature channels.

The ADC input stage provides an input buffer to support low input current leakage specifications on all channels.

To support a range of current and voltage based input ranges, the ADC front end provides a PGA and a TIA. The PGA supports gains of 1, 1.5, 2, 4, and 9. The low power TIA supports programmable gain resistors ranging from 200 Ω to 512 kΩ. The high speed TIA used for impedance measurement supports programmable gain resistors ranging from 200 Ω to 160 kΩ.

By default, the reference source of the ADC is a precision, low drift, internal 1.82 V reference source. Optionally, an external reference can be connected to the VREF_1.82V pin and the AGND_REF pin.

The ADC supports averaging and digital filtering options. The user can trade off speed vs. precision by using these options. The highest ADC update rate is 800 kHz in normal mode and 1.6 MHz in high speed mode, with no digital filtering. The ADC filtering options also include a 50 Hz/60 Hz mains power supply filter. With this filter enabled, the ADC update rate is typically 900 Hz.

The ADC supports a number of post processing features, including a DFT engine intended for impedance measurements to remove the processing requirements from the host microcontroller. Minimum, maximum, and mean value detection is also supported.

ADC CIRCUIT OPERATION

The SAR ADC is based on a charge redistribution DAC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors that are connected to the two inputs of the comparator.

The ADC block operates from the 16 MHz clock in normal operation and samples at 800 kSPS. The postprocessing sinc3 and sinc2 filters reduce this output sampling rate. It is recommended to use a sinc3 oversampling rate of 4, which gives an output data rate of 200 kSPS.

For high power mode, the 32 MHz oscillator must be selected as the ADC clock source. The ADC maximum update rate is 1.6 MSPS with higher power consumption, which is only required for impedance measurements in the >80 kHz range.

ADC TRANSFER FUNCTION

The transfer function i[n Figure 33](#page-54-0) shows the ADC output codes on the y-axis vs. the differential voltage into the ADC.

I[n Figure 33,](#page-54-0) the ADC negative input channel is the 1.11 V voltage source.

The positive input channel is any voltage input to the ADC after the TIA or PGA and/or input buffer stages.

Figure 33. Ideal ADC Transfer Function, Output Codes vs. Voltage Input when PGA is 1

Calculate the input voltage, V_{IN} , with the following equations.

When the PGA gain is 1, 2, 4, or 9, use the following equation:

$$
\frac{V_{REF}}{PGA_G} \times \left(\frac{ADCDAT - 0 \times 8000}{2^{15}}\right) + VBIAS_CAP
$$

When the PGA gain is 1.5, use the following equation:

$$
V_{IN} = \frac{1.835 \text{ V}}{PGA_G} \times \left(\frac{ADCDAT - 0 \times 8000}{2^{15}}\right) + VBIAS_CAP
$$

Note that VBIAS_CAP is added to the calculation when $ADCCON[12:8] = 0x8.$

where:

 V_{REF} is the ADC reference voltage (1.82 V typical). PGA G is the PGA gain and is selectable as 1, 1.5, 2, 4, or 9. ADCDAT is the raw ADC code in the ADCDAT register. VBIAS_CAP is the voltage of the VBIAS_CAP pin, typically 1.11 V.

The equation for PGA gain $= 1.5$ is different because this gain setting is calibrated in the factory. All other gain settings are not calibrated in the factory.

ADC LOW POWER CURRENT INPUT CHANNEL

[Figure 34](#page-54-1) shows the low power TIA input current channel. The ADC measures the output voltage of the low power TIA.

The positive inputs can be selected via ADCCON, Bits[5:0]. The negative input is nominally selected to be the 1.11 V reference source. Perform this selection by setting ADCCON, Bits[12:8] = 01000 for VBIAS_CAP.

An optional programmable gain stage can be selected to amplify the positive voltage input. The instrumentation amplifier is enabled via AFECON, Bit 10. The gain setting is configured via ADCCON, Bits[18:16].

The output of the gain stage goes through an antialias filter. The cutoff frequency of the antialias filter is set by PMBW, Bits[3:2]. Set the cutoff frequency to suit the input signal bandwidth.

The ADC output code is calibrated with an offset and gain correction factor. This digital adjustment factor occurs automatically. The offset and gain correction register used depends on the ADC input channel selected.

See the [Low Power TIA](#page-35-0) section for details on how to configure the RLOAD, RTIA, and RFILTER resistor values. The low power TIA output has a low-pass filter consisting of RFILTER and an external capacitor connected to the $AIN4/LPF0$ pin. R_{FILTER} is typically 1 MΩ and the external capacitor is recommended to be 1 μ F, which provides a low cutoff frequency.

Figure 34. Low Power TIA Current Input Channel to the ADC

SELECTING INPUTS TO ADC MUX

For optimum ADC operation, the following are the recommended mux inputs based on measurement type:

- Voltage measurement
	- Positive mux select = CE0, RE0, SE0, DE0, and AINx
	- Negative mux select = VBIAS_CAP pin
- DC current measurement on low power TIA
	- Positive mux select = low-pass filter of low power TIA
	- Negative mux select =LPTIA_N node
- AC or higher bandwidth current measurements on the low power TIA
	- Positive mux select = LPTIA_P node
	- MUXSEL_N = LPTIA_N node
- Current and impedance measurement on the high speed TIA
	- MUXSEL_P = positive high speed TIA output
	- $MUXSEL$ $N =$ negative high speed TIA input

ADC POSTPROCESSING

The AD5940/AD5941 provides many digital filtering and averaging options to improve signal-to-noise performance and overall measurement accuracy[. Figure 35](#page-56-0) shows an overview of the postprocessing filter options.

The processing filter options include the following:

- Digital filtering (sinc2 or sinc3) and 50 Hz or 60 Hz power supply rejection.
- DFT used with impedance measurements to automatically calculate magnitude and phase values.
- Programmable averaging of ADC results.
- Programmable statistics option for calculating mean and variance automatically.

Sinc3 Filter

The input to the sinc3 filter is the raw ADC codes at a rate of 800 kHz (if the 16 MHz oscillator is selected) or 1.6 MHz (if the 32 MHz oscillator is selected). If the ADC clock is 32 MHz, ADCFILTERCON (Bit $0 = 0$). This setting ensures that the sinc3 block functions correctly with the 1.6 MHz data rate. To enable the sinc3 filter, ensure that ADCFILTERCON, Bit $6 = 0$. The filter decimation rate is programmable with options of 2, 4, or 5. It is recommended to use a decimation rate of 4.

The gain correction block is enabled by default and is not user programmable.

INTERNAL TEMPERATURE SENSOR CHANNEL

The AD5940/AD5941 contains an internal temperature sensor channel. The temperature sensor outputs a voltage proportional to die temperature. This voltage is linear relative to temperature. This internal channel is measured via the ADC by selecting the temperature sensor channels as the positive and negative inputs from the mux. The die temperature is calculated by the following:

 $(TEMPSENSDATAO/(PGA Gain \times K)) - 273.15$ (2) where $K = 8.13$.

For improved accuracy, configure the temperature sensor in chop mode via TEMPCON0, Bits[3:1]. If chopping is selected, the user must ensure an even number of ADC conversions take place on the temperature sensor channel and that these results are averaged.

Dedicated calibration registers for the temperature sensor channel are also available. When the ADC selects the temperature sensor as the positive input, the calibration values in the ADCOFFSETTEMPSENS0 and ADCGAINTEMPSENS0 registers are automatically used.

To enable the internal temperature sensor, set AFECON, Bit $12 = 1$. Select ADC input channels as follows:

- ADCCON, Bits $[12:8] = 1011$ selects the ADC negative input channel.
- ADCCON, Bits[5:0] = 001011 selects the positive input channel.

To start an ADC conversion of the temperature sensor channel, set AFECON, Bit 13 and AFECON, Bit 8 to 1. For optimal temperature sensor results, enable chop mode of the temperature sensor with the 6.25 kHz chopping frequency. Then, average an even number of ADC temperature sensor results to eliminate any inaccuracies caused by the chopping clock.

SINC2 FILTER (50 HZ/60 HZ MAINS FILTER)

To enable the 50 Hz or 60 Hz notch filter for filtering mains noise, clear ADCFILTERCON, Bit 4 = 0 and set AFECON, Bit $16 = 1$. The input is the sinc2 filter output. The input rate is dependent on the sinc3 and sinc2 settings. If selected, the sinc2 filter output can be read via the SINC2DAT register[. Table 41](#page-55-0) describes the digital filter settings that support simultaneous 50 Hz or 60 Hz mains rejection.

ADC CALIBRATION

Because of the multiple input types on the AD5940/AD5941 (for example, current, voltage, and temperature), there are multiple offset and gain calibration options. A built in, self calibration system is provided to aid the user when calibrating different ADC input channels, which is included in the AD5940/AD5941 software development kit.

ADCFILTERCON, Bits[13:8] Value	Power Mode (PMBW, Bit 0)	ADC Clock Setting	Sinc3 Oversampling Setting	Sinc ₂ Oversampling Setting	Final ADC Output Update Rate	Filter Settling Time
0b000011	0 (low power mode)	16 MHz	5	178	900 SPS	37 ms
0b100111	0 (low power mode)	16 MHz	$\overline{2}$	667	600 SPS	37 ms
0b101011	0 (low power mode)	16 MHz	$\overline{2}$	1333	300 SPS	37 ms
0b101011	1 (high power mode)	32 MHz	2	1333	600 SPS	37 ms

Table 41. Digital Filter Settings to Support Simultaneous 50 Hz/60 Hz Mains Rejection

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Figure 35. Postprocessing Filter Options

ADC CIRCUIT REGISTERS

Table 42. ADC Control Registers Summary

ADC Output Filters Configuration Register—ADCFILTERCON

Address 0x00002044, Reset: 0x00000301, Name: ADCFILTERCON

Table 43. Bit Descriptions for ADCFILTERCON Register

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

ADC Raw Result Register—ADCDAT

Address 0x00002074, Reset: 0x00000000, Name: ADCDAT

The ADCDAT register is the ADC result register for the raw ADC output or when the sinc3 and/or sinc2 filter options are selected.

Table 44. Bit Descriptions for ADCDAT Register

DFT Result, Real Device Register—DFTREAL

Address 0x00002078, Reset: 0x00000000, Name: DFTREAL

Table 45. Bit Descriptions for DFTREAL Register

DFT Result, Imaginary Device Register—DFTIMAG

Address 0x0000207C, Reset: 0x00000000, Name: DFTIMAG

Table 46. Bit Descriptions for DFTIMAG Register

Sinc2 Filter Result Register—SINC2DAT

Address 0x00002080, Reset: 0x00000000, Name: SINC2DAT

Table 47. Bit Descriptions for SINC2DAT Register

Temperature Sensor Result Register—TEMPSENSDAT

Address 0x00002084, Reset: 0x00000000, Name: TEMPSENSDAT

Table 48. Bit Descriptions for TEMPSENSDAT Register

DFT Configuration Register—DFTCON

Address 0x000020D0, Reset: 0x00000090, Name: DFTCON

Table 49. Bit Descriptions for DFTCON Register

[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Temperature Sensor Configuration Register—TEMPSENS

Address 0x00002174, Reset: 0x00000000, Name: TEMPSENS

Table 50. Bit Descriptions for TEMPSENS Register

ADC Configuration Register—ADCCON

Address 0x000021A8, Reset: 0x00000000, Name: ADCCON

Table 51. Bit Descriptions for ADCCON Register

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Repeat ADC Conversions Control Register—REPEATADCCNV

Address 0x000021F0, Reset: 0x00000160, Name: REPEATADCCNV

Table 52. Bit Descriptions for REPEATADCCNV Register

ADC Buffer Configuration Register—ADCBUFCON

Address 0x0000238C, Reset: 0x005F3D00, Name: ADCBUFCON

The recommended value is 0x005F3D0F in high power mode and 0x005F3D04 in low power mode.

Table 53. Bit Descriptions for ADCBUFCON

ADC CALIBRATION REGISTERS

Calibration Data Lock Register—CALDATLOCK

Address 0x00002230, Reset: 0x00000000, Name: CALDATLOCK

Table 55. Bit Descriptions for CALDATLOCK Register

ADC Offset Calibration on the Low Power TIA Channel Register—ADCOFFSETLPTIA

Address 0x00002288, Reset: 0x00000000, Name: ADCOFFSETLPTIA

Table 56. Bit descriptions for ADCOFFSETLPTIA Register

ADC Gain Calibration for the Low Power TIA Channel Register—ADCGNLPTIA

Address 0x0000228C, Reset: 0x00004000, Name: ADCGNLPTIA

Table 57. Bit Descriptions for ADCGNLPTIA Register

ADC Offset Calibration on the High Speed TIA Channel Register—ADCOFFSETHSTIA

Address 0x00002234, Reset: 0x00000000, Name: ADCOFFSETHSTIA

Table 58. Bit Descriptions for ADCOFFSETHSTIA Register

ADC Gain Calibration for the High Speed TIA Channel Register—ADCGAINHSTIA

Address 0x00002284, Reset: 0x00004000, Name: ADCGAINHSTIA

Table 59. Bit Descriptions for ADCGAINHSTIA Register

ADC Offset Calibration Auxiliary Channel (PGA Gain = 1) Register—ADCOFFSETGN1

Address 0x00002244, Reset: 0x00000000, Name: ADCOFFSETGN1

Table 60. Bit Descriptions for ADCOFFSETGN1 Register

ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 1) Register—ADCGAINGN1

Address 0x00002240, Reset: 0x00004000, Name: ADCGAINGN1

The ADCGAINGN1 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels.

Table 61. Bit Descriptions for ADCGAINGN1 Register

ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 1.5) Register—ADCOFFSETGN1P5

Address 0x000022CC, Reset: 0x00000000, Name: ADCOFFSETGN1P5

The ADCOFFSETGN1P5 register provides ADC input offset calibration with PGA gain =1.5.

Table 62. Bit Descriptions for ADCOFFSETGN1P5 Register

ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 1.5) Register—ADCGAINGN1P5

Address 0x00002270, Reset: 0x00004000, Name: ADCGAINGN1P5

The ADCGAINGN1P5 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels.

Table 63. Bit Descriptions for ADCGAINGN1P5 Register

ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 2) Register—ADCOFFSETGN2

Address 0x000022C8, Reset: 0x00000000, Name: ADCOFFSETGN2

The ADCOFFSETGN2 register provides ADC input offset calibration with PGA gain = 2

Table 64. Bit Descriptions for ADCOFFSETGN2 Register

ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 2) Register—ADCGAINGN2

Address 0x00002274, Reset: 0x00004000, Name: ADCGAINGN2

The ADCGAINGN2 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels, when the PGA is enabled with gain = 2.

Table 65. Bit Descriptions for ADCGAINGN2 Register

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 4) Register—ADCOFFSETGN4

Address 0x000022D4, Reset: 0x00000000, Name: ADCOFFSETGN4

The ADCOFFSETGN4 register provides ADC input offset calibration with PGA gain = 4.

Table 66. Bit Descriptions for ADCOFFSETGN4 Register

ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 4) Register—ADCGAINGN4

Address 0x00002278, Reset: 0x00004000, Name: ADCGAINGN4

The ADCGAINGN4 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels, when PGA is enabled with gain = 4.

Table 67. Bit Descriptions for ADCGAINGN4 Register

ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 9) Register—ADCOFFSETGN9

Address 0x000022D0, Reset: 0x00000000, Name: ADCOFFSETGN9

The ADCOFFSETGN9 register provides ADC input offset calibration with PGA gain = 9.

Table 68. Bit Descriptions for ADCOFFSETGN9 Register

ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 9) Register—ADCGAINGN9

Address 0x00002298, Reset: 0x00004000, Name: ADCGAINGN9

The ADCGAINGN9 register provides gain calibration for the voltage input channels to the ADC, including the AINx channels, when the PGA is enabled with gain = 9.

Table 69. Bit Descriptions for ADCGAINGN9 Register

ADC Offset Calibration Temperature Sensor Channel Register—ADCOFFSETTEMPSENS

Address 0x0000223C, Reset: 0x00000000, Name: ADCOFFSETTEMPSENS

Table 70. Bit Descriptions for ADCOFFSETTEMPSENS

ADC Gain Calibration Temperature Sensor Channel Register—ADCGAINTEMPSENS

Address 0x00002238, Reset: 0x00004000, Name: ADCGAINTEMPSENS

The ADCGAINTEMPSENS register provides the ADC gain calibration value used when measuring the internal temperature sensor.

Table 71. Bit Descriptions for ADCGAINTEMPSENS Register

ADC DIGITAL POSTPROCESSING REGISTERS (OPTIONAL)

Table 72. ADC Digital Postprocessing Registers Summary

ADC Minimum Value Check Register—ADCMIN

Address 0x000020A8, Reset: 0x00000000, Name: ADCMIN

Table 73. Bit Descriptions for ADCMIN Register

ADC Minimum Hysteresis Value Register—ADCMINSM

Address 0x000020AC, Reset: 0x00000000, Name: ADCMINSM

Table 74. Bit Descriptions for ADCMINSM Register

ADC Maximum Value Check Register—ADCMAX

Address 0x000020B0, Reset: 0x00000000, Name: ADCMAX

Table 75. Bit Descriptions for ADCMAX Register

ADC Maximum Hysteresis Value Register—ADCMAXSMEN

Address 0x000020B4, Reset: 0x00000000, Name: ADCMAXSMEN

Table 76. Bit Descriptions for ADCMAXSMEN Register

ADC Delta Value Check Register—ADCDELTA

Address 0x000020B8, Reset: 0x00000000, Name: ADCDELTA

Table 77. Bit Descriptions for ADCDELTA Register

ADC STATISTICS REGISTERS

Table 78. ADC Statistics Registers Summary

Variance Output Register—STATSVAR

Address 0x000021C0, Reset: 0x00000000, Name: STATSVAR

Table 79. Bit Descriptions for STATSVAR

Statistics Control Register—STATSCON

Address 0x000021C4, Reset: 0x00000000, Name: STATSCON

Table 80. Bit Descriptions for STATSCON Register

Statistics Mean Output Register—STATSMEAN

Address 0x000021C8, Reset: 0x00000000, Name: STATSMEAN

Table 81. Bit Descriptions for STATSMEAN Register

PROGRAMMABLE SWITCH MATRIX

The AD5940/AD5941 provides flexibility for connecting external pins to the high speed DAC excitation amplifier and to the high speed TIA inverting input. This flexibility supports options for impedance measurements of different sensor types and allows an ac signal to be coupled to the dc bias voltage of a sensor.

When configuring the switches, take the switch settings on the output of the low power amplifiers into account.

On power-up, all switches are open to disconnect the sensor.

[Figure 36](#page-71-0) shows a high level diagram of how each of the switch matrix nodes (data out, positive, negative, and TIA nodes) connect to the internal circuitry of the AD5940/AD5941[. Figure 37](#page-72-0) shows a detailed diagram of every switch on the matrix.

SWITCH DESCRIPTIONS

Dx/DR0 Switches

The Dx/DR0 switches select the pin to connect to the excitation amplifier output of the high speed DAC. For an impedance measurement, this pin is CE0. The output of the excitation amplifier can be connected to an external calibration resistor (R_{CAL}) via the RCAL0 pin if the DR0 switch is closed.

Px/Pxx Switches

The Px/Pxx switches select the pin to connect to the positive node of the excitation amplifier of the high speed DAC. For most applications, this pin is RE0. The negative input of the excitation amplifier can be connected to an external calibration resistor via the RCAL0 pin if the PR0 switch is closed.

Nx/Nxx Switches

The Nx/Nxx switches select the pin to connect to the negative node of the excitation amplifier of the high speed DAC. The inverting input of the high speed TIA can be connected to an external calibration resistor via the RCAL1 pin if the NR1 switch is closed.

Tx/TR1 Switches

The Tx/TR1 switches select the pin to connect to the inverting input of the high speed TIA. The inverting input of the high

speed TIA can be connected to RCAL via the RCAL1 pin if the TR1 switch is closed.

AFEx Switches

The AFE1, AFE2, and AFE3 switches are only intended for use as switches. These switches are not ADC inputs. In a multimeasurement system, these switches provide a method to switch sensor electrodes, which is useful in bioelectric system applications.

RECOMMENDED CONFIGURATION IN HIBERNATE MODE

To minimize leakage on the switches connecting to the positive node and negative node of the excitation amplifier, and to minimize leakage on the high speed TIA, it is recommended to tie the switches to the internal 1.82 V LDO generated voltage by closing the PL, PL2, NL, and NL2 switches.

In hibernate mode, it is assumed that only the dc bias voltage from the low power amplifiers is required for the sensor.

OPTIONS FOR CONTROLLING ALL SWITCHES

[Figure 37](#page-72-0) shows all switches connected to the high speed DAC excitation amplifier and to the inverting input of the high speed TIA.

Two options are available for controlling the switches on the switch matrix,

- Control the Tx/TR1, Nx/Nxx, Px/Pxx, and Dx/DR0 switches as a group in the SWCON register.
- Individual control of each switch within the switch matrix using the xSWFULLCON registers.

If controlling the switches using the xSWFULLCON registers, follow this sequence:

- 1. Write to the specific bit in the xSWFULLCON register.
- 2. Set the SWSOURCESEL bit in the SWCON register. If this bit is not set after writing to the xSWFULLCON register, the changes do not take effect.

In addition, status registers are available to read back the open or closed status of each switch.

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Figure 36. Switch Matrix High Level Diagram

Figure 37. Switch Matrix Block Diagram—Switches Connecting to the High Speed DAC and High Speed TIA

PROGRAMMABLE SWITCHES REGISTERS

Table 82. Programmable Switch Matrix Registers Summary

Address	Name	Description	Reset	Access
0x0000200C	SWCON	Switch matrix configuration	0x0000FFFF	R/W
0x00002150	DSWFULLCON	Switch matrix full configuration (Dx/DR0)	0x00000000	R/W
0x00002154	NSWFULLCON	Switch matrix full configuration (Nx/Nxx)	0x00000000	R/W
0x00002158	PSWFULLCON	Switch matrix full configuration (Px/Pxx)	0x00000000	R/W
0x0000215C	TSWFULLCON	Switch matrix full configuration (Tx/TR1)	0x00000000	R/W
0x000021B0	DSWSTA	Switch matrix status (Dx/DR0)	0x00000000	R
0x000021B4	PSWSTA	Switch matrix status (Px/Pxx)	0x00000000	R
0x000021B8	NSWSTA	Switch matrix status (Nx/Nxx)	0x00000000	R
0x000021BC	TSWSTA	Switch matrix status (Tx/TR1)	0x00000000	R

Switch Matrix Configuration Register—SWCON

Address 0x0000200C, Reset: 0x0000FFFF, Name: SWCON

This register allows configuration of the switch matrix.

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)/[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Switch Matrix Full Configuration Dx/DR0 Register—DSWFULLCON

Address 0x00002150, Reset: 0x00000000, Name: DSWFULLCON

The DSWFULLCON register allows individual control of the Dx/DR0 switches. The bit names are the same as the switch names shown in [Figure 37.](#page-72-0)

Switch Matrix Full Configuration Nx/Nxx Register—NSWFULLCON

Address 0x00002154, Reset: 0x00000000, Name: NSWFULLCON

The NSWFULLCON register allows individual control of the Nx/Nxx switches. The bit names are the same as the switch names shown in [Figure 37.](#page-72-0)

Table 85. Bit Descriptions for NSWFULLCON Register

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)/[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Switch Matrix Full Configuration Px/Pxx Register—PSWFULLCON

Address 0x00002158, Reset: 0x00000000, Name: PSWFULLCON

The PSWFULLCON register allows individual control of the Px/Pxx switches. The bit names are the same as the switch names shown in [Figure 37.](#page-72-0)

Table 86. Bit Descriptions for PSWFULLCON Register

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Switch Matrix Full Configuration Tx/TR1 Register—TSWFULLCON

Address 0x0000215C, Reset: 0x00000000, Name: TSWFULLCON

The TSWFULLCON register allows individual control of the Tx/TR1 switches. The bit names are the same as the switch names shown in [Figure 37.](#page-72-0)

Bits	Bit Name	Settings	Description	Reset	Access
[31:12]	Reserved		Reserved.	0x0	R
11	TR ₁		Control of the TR1 switch. Setting this bit closes TR1. The TR1 switch is open if this bit is not set. This bit connects the RCAL1 pin to the inverting input of the high speed TIA.	0x0	R/W
		0	Switch open.		
		$\mathbf{1}$	Switch closed.		
10	Reserved		Reserved.	0x0	R/W
9	T ₁₀		Control of the T10 switch. Setting this bit closes T10. The T10 switch is open if this bit is not set. This bit connects the DE0 pin to the inverting input of the high speed TIA.	0x0	R/W
		0	Switch open.		
		$\mathbf{1}$	Switch closed.		
8	T ₉		Control of the T9 switch. Setting this bit closes T9. The T9 switch is open if this bit is not set. This switch is used in conjunction with the T10 switch.	0x0	R/W
		0	Switch open. When open, the inverting input of the high speed TIA can be DE0 via the T10 switch.		
		$\mathbf{1}$	Switch closed. Ensure that T10 is open. The inverting input of the high speed TIA is determined by T1, T2, T3, T4, T5, and T6.		
$\overline{7}$	Reserved		Reserved.	0x0	R/W
6	T ₇		Control of the T7 switch. Setting this bit closes T7. The T7 switch is open if this bit is	0x0	R/W
			not set.		
		0	Switch open.		
		1	Switch closed.		
5	T ₆		Control of the T6 switch. Setting this bit closes T6. The T6 switch is open if this bit is not set. This bit allows connection of the RCALx path to the DE0 input to calibrate the RLOAD_DEO and R _{TIA_DEO} resistors.	0x0	R/W
		0	Switch open.		
		$\mathbf{1}$	Switch closed.		
$\overline{4}$	T ₅		Control of the T5 switch. Setting this bit closes T5. The T5 switch is open if this bit is not set. This bit connects the inverting input of the high speed TIA to the SE0 pin via the T9 switch and RLOAD_SE0.	0x0	R/W
		0	Switch open.		
		$\mathbf{1}$	Switch closed.		
$\overline{3}$	T ₄		Control of the T4 switch. Setting this bit closes T4. The T4 switch is open if this bit is not set. This bit connects the inverting input of the high speed TIA to the AIN3 pin via the T9 switch.	0x0	R/W
		0	Switch open.		
		1	Switch closed.		

Table 87. Bit Descriptions for TSWFULLCON Register

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Switch Matrix Status Dx/DR0 Register—DSWSTA

Address 0x000021B0, Reset: 0x00000000, Name: DSWSTA

The DSWSTA register indicates the status of the Dx/DR0 switches. The bit names are the same as the switch names shown in [Figure 37.](#page-72-0)

Table 88. Bit Descriptions for DSWSTA Register

Switch Matrix Status Px/Pxx Register—PSWSTA

Address 0x000021B4, Reset: 0x00000000, Name: PSWSTA

The PSWSTA register indicates the status of the Px/Pxx switches. The bit names are the same as the switch names shown in [Figure 37.](#page-72-0)

Table 89. Bit Descriptions for PSWSTA Register

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Switch Matrix Status Nx/Nxx Register—NSWSTA

Address 0x000021B8, Reset: 0x00000000, Name: NSWSTA

The NSWSTA register indicates the status of the Nx/Nxx switches. The bit names are the same as the switch names shown i[n Figure 37.](#page-72-0)

Table 90. Bit Descriptions for NSWSTA Register

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Switch Matrix Status Tx/TR1 Register—TSWSTA

Address 0x000021BC, Reset: 0x00000000, Name: TSWSTA

The TSWSTA register indicates the status of the Tx/TR1 switches. The bit names are the same as the switch names shown i[n Figure 37.](#page-72-0)

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

PRECISION VOLTAGE REFERENCES

This section describes the integrated voltage reference options available on the AD5940/AD5941. The AD5940/AD5941 can generate accurate voltage references for the ADC and DAC. There is a 1.82 V reference for the ADC and DAC and a 2.5 V reference for the potentiostat. The 2.5 V reference must be decoupled via the VREF_2V5 pin and the 1.82 V reference must be decoupled via the VREF_1V82 pin. There is a 1.11 V reference for the ADC input bias. This reference must be decoupled via the VBIAS_CAP pin.

There are both high power and low power buffers associated with the 1.11 V and 1.82 V references. The high power buffers are used when the ADC is in active mode and is converting. The low power buffers are used in hibernate mode to maintain the charge on the decoupling capacitors to enable faster wakeup from hibernate mode.

[Figure 38](#page-83-0) shows the various voltage reference options available and the register and bits that control these options.

Figure 38. Precision Voltage References

HIGH POWER AND LOW POWER BUFFER CONTROL REGISTER—BUFSENCON

Address 0x00002180, Reset: 0x00000037, Name: BUFSENCON

Table 92. Bit Descriptions for BUFSENCON Register

SEQUENCER

SEQUENCER FEATURES

The features of the AD5940/AD5941 sequencer are as follows:

- Programmable for cycle accurate applications.
- Four separate command sequences.
- Large 6 kB SRAM to store sequences.
- FIFO for storing measurement results.
- Control via the wake-up timer, SPI command, or GPIO toggle.
- Various interrupts from user maskable sources.

SEQUENCER OVERVIEW

The role of the sequencer is to allow offloading of the low level AFE operations from the external microcontroller and to provide cyclic accurate control over the analog DSP blocks. The sequencer handles timing critical operations without being subject to system load.

In the AD5940/AD5941, four sequences are supported by hardware. These sequences can be stored in SRAM to easily switch between different measurement procedures. Only one sequence can be executed by the sequencer at a time. However, the user can configure which sequences the sequencer executes and the order in which they are executed.

The sequencer reads commands from the sequence that is stored in the command memory and, depending on the command, either waits a certain amount of time or writes a value to a memory map register (MMR). The execution is sequential, with no branching. The sequencer cannot read MMR values or signals from the analog or DSP blocks.

To enable the sequencer, set the SEQEN bit in the SEQCON register. Writing 0 to this bit disables the sequencer.

The rate at which the sequencer commands are executed is provided in the SEQWRTMR bits in the SEQCON register. When a write command is executed by the sequencer, the sequencer performs the MMR write and then waits SEQWRTMR clock cycles before fetching the next command in the sequence. The effect is the same as a write command followed by a wait command. The main purpose of this setup is to reduce code size when generating arbitrary waveforms. The SEQWRTMR bits do not have any effect following a wait or timeout command.

In addition to a single write command being followed by a wait command, multiple write commands can be executed in succession followed by a wait command. Any configuration can be set up rapidly by the sequencer, regardless of the number of register writes followed by a precisely executed delay.

The sequencer can also be paused by setting the SEQHALT bit in the SEQCON register. This option applies to each function, including FIFO operations, internal timers, and waveform generation. Reads from the MMRs are allowed when the sequencer is paused. This mode is intended for debugging during software development.

The number of commands executed by the sequencer can be read from the SEQCNT register. Each time a command is read from command memory and executed, the counter is increments by 1. Performing a write to the SEQCNT register resets the counter.

The sequencer calculates the cyclic redundancy check (CRC) of all commands it executes. The algorithm used is the CRC-8, using the $x^8 + x^2 + x + 1$ polynomial. The CRC-8 algorithm performs on 32-bit input data (sequencer instructions). Each 32-bit input is processed in one clock cycle and the result is available immediately for reading by the host controller. The CRC value can be read from the SEQCRC register. This register is reset by the same mechanism as the command count, by writing to the SEQCNT register. The SEQCRC resets to a seed value of 0x01. SEQCRC is a read only register.

SEQUENCER COMMANDS

There are two types of commands that can be executed by the sequencer: write commands and timer commands, which includes wait commands and timeout commands.

Write Command

Use a write instruction to write data into a register. The register address must lie between 0x00000000 and 0x000021FC. [Figure 39](#page-86-0) shows the format of the instruction. The MSB is equal to 1, which indicates a write command.

I[n Figure 39,](#page-86-0) ADDR is the write address and data is the write data to be written to the MMR. All write instructions finish within one cycle.

The address field is seven bits wide, allowing access to registers from Address 0x0 to address 0x1FC in the AFE register block. All MMR accesses are 32 bits only. Byte and half word accesses are forbidden. All accesses are implied write only. There is a direct mapping between the address field and the MMR address. In [Figure 39,](#page-86-0) ADDR corresponds to Bits[8:2] of the 16-bit MMR address.

For example, when writing to the WGCON register directly through the SPI interface, the address used is 0x2014. To write to the same register using the sequencer, the address field must be 0b0000101 (Bits[8:2] of the address used by the external controller).

The data field is 24 bits wide and only allows writing to the MMR bits, Bits[23:0]. It is not possible to write to the full 32 bits of the MMRs via the sequencer. However, Bits[31:24] are not used by any of the MMRs. Therefore, all assigned MMR bits can be written by the sequencer.

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Timer Command

There are two timer commands in the sequencer, with a separate hardware counter for each.

The wait command introduces wait states in the sequencer execution. After the programmed counter reaches 0, the execution is resumed by reading the next command from command memory.

The timeout command starts a counter that operates independently of the sequencer flow. When the timer elapses, one of two interrupts is generated: a sequence timeout error interrupt, INTSEL17, or a sequence timeout finished interrupts, INTSEL16. Both interrupts are configured in the INTCSELx registers. The sequence timeout finished interrupt is asserted at the end of the timeout period. The sequence timeout error interrupt is asserted if, at the end of the timeout period, the sequencer does not reach

the end of execution. These interrupts are cleared by writing to the corresponding bits in the INTCCLR register. The current value of the counter can be read by the host controller at any time through the SEQTIMEOUT register.

The timeout counter is not reset when the sequencer execution is stopped as a result of a sequencer write command. However, it is reset if the host controller writes a 0 to the SEQEN bit in the SEQCON register. This reset applies to situations when the host must abort the sequence.

The time unit for both timer commands is one ACLK period. For a clock frequency of 16 MHz, the timer resolution is 62.5 ns, and the maximum timeout is 67.1 sec. These values are true even if the SEQWRTMR bits in the SEQCON register are nonzero.

SEQUENCER OPERATION

[Figure 42](#page-86-1) shows the typical steps required to set up the sequencer to take measurements. After the device is booted, the sequencer, command memory, and data FIFO must be configured. The following steps are required for this configuration:

- 1. Configure the command memory.
- 2. Load the sequences into SRAM.
- 3. Set the Sequence 0 (SEQ0) to Sequence 3 (SEQ3) information sequences.
- 4. Configure the data FIFO.
- 5. Configure the sleep wake-up timer.
- 6. Configure the GPIO pin mux.
- 7. Configure the interrupts.
- 8. Configure the sleep and wake-up method.

Command Memory

The command memory stores the sequence commands and provides a link between the external microcontroller and the sequencer. The command memory can be configured to use the 2 kB, 4, kB, and 6 kB SRAM memory sizes, which are selected using the CMDDATACON, Bits[2:0].

The large amount of memory available for the command memory facilitates the creation of larger, more complex sequences.

Determine the number of commands in a sequence by reading SEQxINFO, Bits[26:16].

The command memory is unidirectional. The host microcontroller specifies the destination address of the command by writing to the CMDFIFOWADDR register and writes the command contents to the CMDFIFOWRITE register. The sequencer reads the commands from memory for execution.

There are a number of interrupts associated with the command FIFO, including the FIFO threshold interrupt, the FIFO empty interrupt, and the FIFO full interrupt. Refer to the [Interrupts](#page-105-0) section for more information.

Loading Sequences

The sequence commands are written to SRAM by writing to two registers. The address in SRAM for the command is written to the CMDFIFOWADDR register. The command content is written to the CMDFIFOWRITE register. After all the commands are written to SRAM, set the SEQ0 to SEQ3 information sequences by writing to the SEQxINFO registers.

Each information sequence from SEQ0 to SEQ3 requires a start address in SRAM and a total number or commands for that sequence. The number of commands is written to SEQxINFO, Bits[26:16]. The start address is written to SEQxINFO, Bits[10:0]. Ensure there is no overlap between the four sequences. There is no hardware mechanism in place to warn the user of overlapping sequences.

There are a number of interrupt sources associated with the sequencer, including the following:

- Sequence timeout error.
- Sequencer timeout command finished.
- End of sequence interrupt. For this interrupt to be asserted, SEQCON, Bit 0, must be cleared at the end of the sequencer command.

Refer to th[e Interrupts](#page-105-0) section for more information.

Data FIFO

The data FIFO provides a buffer for the output of the analog and DSP blocks before it is read by the external controller.

The memory available for the data FIFO can be selected in the DATA_MEM_SEL bits in the CMDDATACON register. The available options are 2 kB, 4 kB, and 6 kB. The data FIFO and command memory share the same block of 6 kB SRAM. Therefore, ensure there is no overlap between the command memory and data FIFO.

The data FIFO can be configured in FIFO mode or stream mode via CMDDATACON, Bits[11:9]. In stream mode, when the FIFO is full, old data is discarded to make room for new data. In FIFO mode, when the FIFO is full, new data is discarded. Never let the FIFO overflow when in FIFO mode. All new data are then lost.

The data FIFO is always unidirectional. A selectable source in the AFE block writes data and the external microcontroller reads data from DATAFIFORD.

Select the data source for the data FIFO in DATAFIFOSRCSEL (FIFOCON, Bits[15:13]). The available options are as follows: ADC data, DFT result, sinc2 filter result, statistic block mean result, and statistic block variance result.

There a number of interrupt flags associated with the data FIFO, including the following: empty, full, overflow, underflow, and threshold.

These interrupts are user readable using the INTCFLAGx registers (see the [Interrupts](#page-105-0) section for more details). Each flag has an associated maskable interrupt.

The overflow and underflow flags only activate for one clock period.

The data FIFO is enabled by writing a 1 to FIFOCON, Bit 11. The data FIFO threshold value is set by writing to the DATAFIFOTHRES register. At any time, the host microcontroller can read the number of words in the data FIFO by reading FIFOCNTSTA, Bits[26:16].

Reading data from the data FIFO when empty returns 0x00000000. In addition, the underflow flag, FLAG27, in the INTCFLAGx register is asserted.

Data FIFO Word Format

The format of data FIFO words is shown in [Figure 43.](#page-88-0) Each word in the data FIFO is 32 bits. The seven MSBs are the error correction code (ECC) required for functional safety applications. Bits[24:23] of the data FIFO word form the sequence ID and indicate which sequence, from SEQ0 to SEQ3, the result came from.

Bits[22:16] of the data FIFO word contain the channel ID and indicate the source for the data (se[e Table 93\)](#page-88-1).

The 16 LSBs of the data FIFO word are the actual data (see [Figure 43\)](#page-88-0).

When the data source is the DFT result, the data is 18 bits wide and is in twos complement format. The format is shown i[n Figure 44.](#page-88-2) The channel ID is five bits wide, with 5'b11111 indicating the DFT results.

Sequencer and the Sleep and Wake-Up Timer

See th[e Sleep and Wake-Up Timer](#page-100-0) section for more information.

Configuring the GPIOx Pin Mux

Each of the eight GPIOx pins can be configured to trigger a sequence. The GPIOx pin must first be configured as an input in the GP0OEN register. Then, the pin must be configured to the PINxCFG bits in the GP0CON register. Register EI0CON and EI1CON configure how to detect a GPIO event, either level triggered or edge triggered. After a GPIO event is detected, the corresponding sequence runs. Refer to the

Table 93. Channel ID Description

AD5940/AD5941_SEQGpioTrigCfg function in the AD5940/AD5941 software development kit. The sequencer can also access the GPIO when running. This access synchronizes external devices, such as th[e ADXL362](https://www.analog.com/ADXL362?doc=AD5940-5941.pdf) or th[e AD8233.](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) To perform this synchronization, the corresponding GPIOx functionality must be set to synchronize in the GP0CON register and the direction of data must be set to output in the GP0OEN register. The sequencer can then write to the SYNCEXTDEVICE register to toggle the corresponding GPIOx pin, which is a useful debugging feature when programming the sequencer.

Sequencer Conflicts

If a conflict between sequences arises, for example, when SEQ0 is running and the SEQ1 request arrives, SEQ1 is ignored and SEQ0 completes. An interrupt is generated to indicate that the SEQ1 sequence is ignored.

Reading back registers does not cause resource conflicts. Writes to the MMRs by the host controller are allowed when the sequencer is enabled. There can be some conflicts. If conflicts arise, the sequencer has the priority. If the sequencer and the host controller write at the same time, the host controller is ignored. There is no error report for this conflict. The user must not write to a register when the sequencer is running. However, there are exceptions, which can be written to freely without any conflict. The SEQCON register allows ending sequence execution (SEQEN bit) and halting a sequence (SEQHALT bit).

Figure 44. Data FIFO DFT Word Format

SEQUENCER AND FIFO REGISTERS

Table 94. Sequence and FIFO Registers Summary

Sequencer Configuration Register—SEQCON

Address 0x00002004, Reset: 0x00000002, Name: SEQCON

Table 95. Bit Descriptions for SEQCON Register

FIFO Configuration Register—FIFOCON

Address 0x00002008, Reset: 0x00001010, Name: FIFOCON

Table 96. Bit Descriptions for FIFOCON Register

Sequencer CRC Value Register—SEQCRC

Address 0x00002060, Reset: 0x00000001, Name: SEQCRC

The SEQCRC register forms the checksum value calculated from all the commands executed by the sequencer.

Table 97. Bit Descriptions for SEQCRC Register

Sequencer Timeout Counter Register—SEQTIMEOUT

Address 0x00002068, Reset: 0x00000000, Name: SEQTIMEOUT

Table 98. Bit Descriptions for SEQTIMEOUT Register

Data FIFO Read Register—DATAFIFORD

Address: 0x0000206C, Reset: 0x00000000, Name: DATAFIFORD

Table 99. Bit Descriptions for DATAFIFORD Register

Command FIFO Write Register—CMDFIFOWRITE

Address 0x00002070, Reset: 0x00000000, Name: CMDFIFOWRITE

Table 100. Bit Descriptions for CMDFIFOWRITE Register

Sequencer Sleep Control Lock Register—SEQSLPLOCK

Address 0x00002118, Reset: 0x00000000, Name: SEQSLPLOCK

The SEQSLPLOCK register protects the SEQTRGSLP register.

Table 101. Bit Descriptions for SEQSLPLOCK Register

Sequencer Trigger Sleep Register—SEQTRGSLP

Address 0x0000211C, Reset: 0x00000000, Name: SEQTRGSLP

The SEQTRGSLP register is protected by the SEQSLPLOCK register.

Table 102. Bit Descriptions for SEQTRGSLP Register

Sequence 0 Information Register—SEQ0INFO

Address 0x000021CC, Reset: 0x00000000, Name: SEQ0INFO

Table 103. Bit Descriptions for SEQ0INFO Register

Sequence 2 Information Register—SEQ2INFO

Address 0x000021D0, Reset: 0x00000000, Name: SEQ2INFO

Table 104. Bit Descriptions for SEQ2INFO Register

Command FIFO Write Address Register—CMDFIFOWADDR

Address 0x000021D4, Reset: 0x00000000, Name: CMDFIFOWADDR

Table 105. Bit Descriptions for CMDFIFOWADDR Register

Command Data Control Register—CMDDATACON

Address 0x000021D8, Reset: 0x00000410, Name: CMDDATACON

Table 106. Bit Descriptions for CMDDATACON Register

Data FIFO Threshold Register—DATAFIFOTHRES

Address 0x000021E0, Reset: 0x00000000, Name: DATAFIFOTHRES

Table 107. Bit Descriptions for DATAFIFOTHRES Register

Sequence 3 Information Register—SEQ3INFO

Address 0x000021E4, Reset: 0x00000000, Name: SEQ3INFO

Table 108. Bit Descriptions for SEQ3INFO Register

Sequence 1 Information Register—SEQ1INFO

Address 0x000021E8, Reset: 0x00000000, Name: SEQ1INFO

Table 109. Bit Descriptions for SEQ1INFO Register

Command and Data FIFO Internal Data Count Register—FIFOCNTSTA

Address 0x00002200, Reset: 0x00000000, Name: FIFOCNTSTA

Table 110. Bit Descriptions for FIFOCNTSTA Register

Sync External Devices Register—SYNCEXTDEVICE

Address 0x00002054, Reset: 0x00000000, Name: SYNCEXTDEVICE

Table 111. Bit Descriptions for SYNCEXTDEVICE Register

Trigger Sequence Register—TRIGSEQ

Address 0x00000430, Reset: 0x0000, Name: TRIGSEQ

Table 112. Bit Descriptions for TRIGSEQ Register

WAVEFORM GENERATOR

The AD5940/AD5941 implements a digital waveform generator for generating sinusoid, trapezoid, and square waveforms. This section describes how to use the waveform generator.

WAVEFORM GENERATOR FEATURES

The waveform generator features sine wave, trapezoid, and square wave capabilities and can be used with the high speed DAC or the low power DAC.

Figure 45. Simplified Waveform Generator Block Diagram

WAVEFORM GENERATOR OPERATION

To enable the waveform generator block, set the WAVEGENEN bit in the AFECON register to 1. When this bit is enabled, the selected waveform source starts and loops until either the block is disabled (WAVEGENEN $= 0$), or another source is selected. When the block is disabled, the DAC output maintains the voltage until a different waveform is selected by writing to the TYPESEL bit in the WGCON register, or if the waveform is reset.

Sinusoid Generator

The block diagram for the sinusoid generator is shown in [Figure 46.](#page-94-0)

Figure 46. Sinusoid Generator

The output frequency (f_{OUT}) is adjusted using the frequency control word (WGFCW, Bits[30:0]) with the following formula:

 $f_{OUT} = f_{ACK} \times SINEFCW/2^{30}$

where:

 f_{ACLK} is the frequency of ACLK, 16 MHz. SINEFCW is Bits[30:0] in the WGFCW register. The sinusoid generator includes a programmable phase offset controlled by the WGOFFSET register. When enabled, the phase accumulator is initialized with the contents of the phase offset register. After the sinusoid generator starts, the phase increment is always positive.

Trapezoid Generator

The definition of the trapezoid waveform is shown i[n Figure 47](#page-94-1)

Figure 47. Trapezoid Waveform Definition

The six parameters shown in [Figure 47](#page-94-1) are user programmable through the WGDCLEVEL1, WGDCLEVEL2, WGDELAY1, WGDELAY2, WDSLOPE1, and WGSLOPE2 registers. These variables define the trapezoid waveform. By setting the WGSLOPEx register to 0x00000, a square wave is generated. The times are expressed in the number of periods of the DAC update clock, which is set to 320 kHz for the trapezoid function. A period of the trapezoid waveform begins at the start of WGDELAY1 and completes at the end of WGSLOPE2. The trapezoid continues to loop until it is disabled by the user.

USING THE WAVEFORM GENERATOR WITH THE LOW POWER DAC

Although the waveform generator is primarily designed for use with the high speed DAC, it can also be used with the low power DAC for ultra low power and low bandwidth applications. To configure the low power DAC for generating waveforms, set Bit 6 in the LPDACCON register to 1. Trapezoid or sinusoid can be selected as described previously. The 32 kHz oscillator must be selected as the system clock when using the waveform generator with the low power DAC, which limits the bandwidth of the signal.

WAVEFORM GENERATOR REGISTERS

Table 113. Waveform Generator for High Speed DAC Registers Summary

Waveform Generator Configuration Register—WGCON

Address 0x00002014, Reset: 0x00000030, Name: WGCON

Table 114. Bit Descriptions for WGCON Register

Waveform Generator, Trapezoid DC Level 1 Register—WGDCLEVEL1

Address 0x00002018, Reset: 0x00000000, Name: WGDCLEVEL1

Table 115. Bit Descriptions for WGDCLEVEL1 Register

Waveform Generator, Trapezoid DC Level 2 Register—WGDCLEVEL2

Address 0x0000201C, Reset: 0x00000000, Name: WGDCLEVEL2

Table 116. Bit Descriptions for WGDCLEVEL2 Register

Sequencer Command Count Register—SEQCNT

Address 0x00002064, Reset: 0x00000000, Name: SEQCNT

The SEQCNT register forms the command count, which is incremented by 1 each time the sequencer executes a command. This register is not key protected.

Table 117. Bit Descriptions for SEQCNT Register

Waveform Generator, Trapezoid Delay 1 Time Register—WGDELAY1

Address 0x00002020, Reset: 0x00000000, Name: WGDELAY1

Table 118. Bit Descriptions for WGDELAY1 Register

Waveform Generator, Trapezoid Slope 1 Time Register—WGSLOPE1

Address 0x00002024, Reset: 0x00000000, Name: WGSLOPE1

Table 119. Bit Descriptions for WGSLOPE1 Register

Waveform Generator, Trapezoid Delay 2 Time Register—WGDELAY2

Address 0x00002028, Reset: 0x00000000, Name: WGDELAY2

Table 120. Bit Descriptions for WGDELAY2 Register

Waveform Generator, Trapezoid Slope 2 Time Register—WGSLOPE2

Address 0x0000202C, Reset: 0x00000000, Name: WGSLOPE2

Table 121. Bit Descriptions for WGSLOPE2 Register

Waveform Generator, Sinusoid Frequency Control Word Register—WGFCW

Address 0x00002030, Reset: 0x00000000, Name: WGFCW

Table 122. Bit Descriptions for WGFCW Register

Waveform Generator, Sinusoid Phase Offset Register—WGPHASE

Address 0x00002034, Reset: 0x00000000, Name: WGPHASE

Table 123. Bit Descriptions for WGPHASE Register

Waveform Generator, Sinusoid Offset Register—WGOFFSET

Address 0x00002038, Reset: 0x00000000, Name: WGOFFSET

Table 124. Bit Descriptions for WGOFFSET Register

Waveform Generator, Sinusoid Amplitude Register—WGAMPLITUDE

Address 0x0000203C, Reset: 0x00000000, Name: WGAMPLITUDE

Table 125. Bit Descriptions for WGAMPLITUDE Register

SPI INTERFACE **OVERVIEW**

The AD5940/AD5941 provides an SPI interface to facilitate configuration and control by a host microcontroller. The host controller uses the SPI to read from and write to memory, registers, and FIFOs. The AD5940/AD5941 operate as a slave SPI device.

SPI PINS

The SPI connections between the host and the AD5940/AD5941 are CS, SCLK, MOSI, and MISO.

Chip Select Enable

The host must connect the SPI slave enable signal to the $\overline{\text{CS}}$ input of the AD5940/AD5941. To initiate an SPI transaction, the host drives the CS signal low before the first SCLK rising edge and drives it high again after the last SCLK falling edge. The AD5940/AD5941 ignores the SCLK and MOSI signals of the SPI when the CS input is high.

SCLK

SCLK is the serial clock driven by the host to the AD5940/AD5941. The maximum clock speed is 16 MHz.

MOSI and MISO

MOSI is the data input line driven from the host to the AD5940/AD5941, and MISO is the data output from the AD5940/AD5941 to the host. The MOSI signal and MISO signal are launched on the falling edge of the SCLK signal and sampled on the rising edge of the SCLK signal by the host and the AD5940/AD5941, respectively. The MOSI signal carries the data from the host to the AD5940/AD5941. The MISO signal carries the returning read data fields from the AD5940/AD5941 to the host during a read transaction.

SPI OPERATION

The host is the master of the SPI. The features and requirements of SPI operation are as follows:

- SCLK is always slower than the system clock on the AD5940/AD5941, which is 16 MHz.
- When the CS signal is brought low, a multiple of eight clock cycles must be generated by the host.
- Transfers over the SPI slave are always byte aligned.
- In every octet, the most significant bit (Bit 7) is transmitted and received first.
- If the CS signal is brought high at any time by the host, the AD5940/AD5941 is ready to accept new SPI transactions when the CS signal is brought low again by the host. The minimum time between $\overline{\text{CS}}$ going high and going low again is t_{10} (se[e Table 4\)](#page-16-0).

COMMAND BYTE

The first byte sent from the host to the AD5940/AD5941 in an SPI transaction is the command byte. The command byte specifies the SPI protocol used for the SPI transaction. The available commands are detailed in [Table 126.](#page-98-0)

Table 126. SPI Commands

Two main SPI transaction protocols are available on the AD5940/AD5941: writing to and reading from registers and reading data from the data FIFO.

WRITING TO AND READING FROM REGISTERS

Writing to and reading from a register requires two SPI transactions. The first transaction sets the register address. The second transaction is the actual read or write to the required register. The following are the steps to write to a register:

- 1. Write the command byte and configure the register address.
	- a. Drive $\overline{\text{CS}}$ low.
	- b. Send 8-bit command byte: SPICMD_SETADDR.
	- c. Send 16-bit address of register to read to or write from.
	- d. Pull CS high.
- 2. Write the data to the register.
	- a. Drive $\overline{\text{CS}}$ low.
	- b. Send 8-bit command byte: SPICMD_WRITEREG.
	- c. Write either 16-bit or 32-bit data to the register.
	- d. Bring CS high.
- 3. Read the data from the register.
	- a. Drive CS low.
	- b. Send 8-bit command byte: SPICMD_READREG.
	- c. Transmit a dummy byte on the SPI bus to initiate a read.
	- d. Read returning 16-bit or 32-bit data.
	- e. Bring \overline{CS} high.

READING DATA FROM THE DATA FIFO

There are two methods to read back data from the data FIFO: read the DATAFIFORD register as described in the [Writing to](#page-98-1) [and Reading from Registers](#page-98-1) section, or implement a fast FIFO read protocol.

If there are less than three results in the data FIFO, the data can be read back from the DATAFIFORD register. However, if there are more than three results in the FIFO, a more efficient SPI transaction protocol is implemented. The following section describes this protocol and is illustrated i[n Figure 48.](#page-99-0)

Read Data from Data FIFO

To read data from the data FIFO, take the following steps:

- 1. Drive $\overline{\text{CS}}$ low.
- 2. Send an 8-bit command byte: SPICMD_READFIFO.
- 3. Transmit six dummy bytes on the SPI bus before valid data can be read back.
- 4. Continuously read the DATAFIFORD register until only two results are left.
- 5. Read back the last two data points using a nonzero offset.
- 6. Pull \overline{CS} high.

The transaction protocol is shown i[n Figure 48.](#page-99-0) Six dummy reads are required before valid data is returned on the advanced peripheral bus (APB). The diagram also illustrates why the last two FIFO results are read back with a nonzero offset. I[n Figure 48,](#page-99-0) the APB reads Data C when the SPI bus is transferring Data B. Assuming APB Read B is the last data in the FIFO, the read offset (ROFFSETC) is set to a nonzero value. Then, the APB reads a different register than the DATAFIFORD register. If the APB continues to read the DATAFIFORD register, the data FIFO underflows, which causes an underflow error.

Figure 48. Data FIFO Read Protocol

SLEEP AND WAKE-UP TIMER **SLEEP AND WAKE-UP TIMER FEATURES**

The AD5940/AD5941 integrates a 20-bit sleep and wake-up timer. The sleep and wake-up timer provides automated control of the sequencer and can run up to eight sequences sequentially in any order from SEQ0 to SEQ3. The timer is clocked from the internal 32 kHz oscillator clock source.

Figure 49. Sleep and Wake-Up Timer Block Diagram

SLEEP AND WAKE-UP TIMER OVERVIEW

The sleep and wake-up timer block consists of a 20-bit timer that counts down. The source clock is the 32 kHz, internal, low frequency oscillator.

Figure 50. Sleep and Wake-Up Timing Diagram

When the timer elapses, the device wakes up and runs a sequence automatically. Up to eight sequences can run sequentially.

When the timer elapses, the device returns to sleep. If the timer elapses before the sequence completes execution, the remaining commands in the sequence are ignored. Therefore, the user code must ensure that the values in the SEQxSLEEPx registers are large enough to allow sequences to execute all commands.

It is recommended to use the wake-up timer to disable the timer sleep function (PWRMOD, Bit $2 = 0$) and use the sequencer to enter hibernate mode. Set PWRMOD, Bit 3 = 1 to enable the sequencer to put the device in hibernate mode.

CONFIGURING A DEFINED SEQUENCE ORDER

The sleep and wake-up timer provides a feature that allows a specific order of sequences to execute periodically. The order in which the sequences are executed is defined in the SEQORDER register. There are eight available slots in this register, from A to H. Each slot can be configured with any one of the four sequences[. Figure 51](#page-100-1) shows an example of this feature. There are three defined sequences executed, SEQ1, SEQ2, and SEQ3, as shown i[n Figure 51.](#page-100-1)

To configure the AD5940/AD5941 to implement this sequence order, implement the following register settings:

- 1. SEQORDER, Bit SEQA = 1 (SEQ1)
- 2. SEQORDER, Bit SEQB = 2 (SEQ2)
- 3. SEQORDER, Bit SEQC = 3 (SEQ3)
- 4. SEQORDER, Bit SEQD = 1 (SEQ1)
- 5. CON, Bit ENDSEQ = 3 (end on sequence D)

RECOMMENDED SLEEP AND WAKE-UP TIMER OPERATION

Analog Devices recommends the following procedure when using the sleep and wake-up timer to optimize performance and power consumption:

- 1. Disable the timer sleep function by setting PWRMOD, Bit 2 to 0. The sleep wake-up timer does not put the device into hibernate mode. Instead, place the device in sleep mode by writing to the SEQTRG register at the end of the sequence. This sleep mode optimizes power consumption.
- 2. Enable the timer wakeup function by setting TMRCON, Bit 0 to 1.
- 3. Enable the sequencer to trigger sleep by setting PWRMOD, Bit 3 to 1 and the SEQSLPLOCK register to 0xA47E5.
- 4. Set the final sequence in CON, Bits[3:1]. If only one sequence is used, select that sequence.
- 5. Write the sleep time and wake-up time to the SEQxSLEEPH, SEQxSLEEPL, SEQxWUPH, and SEQxWUPL registers.
- 6. Configure the order in which sequences are triggered by using the SEQORDER register.
- 7. Enable the timer by writing to CON, Bit $0 = 1$.

16778-044

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

When CON, Bit $0 = 1$, the timer loads the values from the SEQxWUPH and SEQxWUPL registers and begins counting down. When the timer reaches zero, the device wakes up and executes sequences in the order specified in SEQORDER, Bits[1:0]. The timer loads the values from the SEQxSLEEPH and SEQxSLEEPL registers and begins counting down again when the sequencer is running. When the timer elapses, the AD5940/AD5941 returns to sleep if TMRCON, Bit $0 = 1$. If PWRMOD, Bit 3 = 1, the AD5940/AD5941 returns to sleep at the end of the last sequence.

SLEEP AND WAKE-UP TIMER REGISTERS

where:

Code is the code value for the SEQxWUPx register. ClkFreq is frequency of the internal oscillator in Hz. Time is required timeout duration in seconds.

registers, use the following equation: $Code = ClkFreq \times Time$

32 kHz oscillator.

The maximum hibernate time is 32 sec when using the internal

To calculate the code for SEQxWUPx and SEQxSLEEPx

Timer Control Register—CON

Address 0x00000800, Reset: 0x0000, Name: CON

The CON register is the wake-up timer control register.

Table 128. Bit Descriptions for CON Register

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Order Control Register—SEQORDER

Address 0x00000804, Reset: 0x0000, Name: SEQORDER

The SEQORDER register controls the command sequence execution order.

Table 129. Bit Descriptions for SEQORDER Register

[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[/AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Sequence 0 to Sequence 3 Wake-Up Time Registers (LSB)—SEQxWUPL

Address 0x00000808, Reset: 0xFFFF, Name: SEQ0WUPL

Address 0x00000818, Reset: 0xFFFF, Name: SEQ1WUPL

Address 0x00000828, Reset: 0xFFFF, Name: SEQ2WUPL

Address 0x00000838, Reset: 0xFFFF, Name: SEQ3WUPL

These registers sets the sequence sleep time. The counter is 20 bits. These registers set the 16 LSBs. When this timer elapses, the device wakes up.

Table 130. Bit Descriptions for SEQxWUPL Registers

Sequence 0 to Sequence 3 Wake-Up Time Registers (MSB)—SEQxWUPH

Address 0x0000080C, Reset: 0x000F, Name: SEQ0WUPH

Address 0x0000081C, Reset: 0x000F, Name: SEQ1WUPH

Address 0x0000082C, Reset: 0x000F, Name: SEQ2WUPH

Address 0x0000083C, Reset: 0x000F, Name: SEQ3WUPH

These registers sets the sequence sleep time. The counter is 20 bits. These registers set the 4 MSBs. When this timer elapses, the device wakes up.

Table 131. Bit Descriptions for SEQxWUPH Registers

Sequence 0 to Sequence 3 Sleep Time Registers (LSB)—SEQxSLEEPL

Address 0x00000810, Reset: 0xFFFF, Name: SEQ0SLEEPL

Address 0x00000820, Reset: 0xFFFF, Name: SEQ1SLEEPL

Address 0x00000830, Reset: 0xFFFF, Name: SEQ2SLEEPL

Address 0x00000840, Reset: 0xFFFF, Name: SEQ3SLEEPL

The SEQxSLEEPL registers define the device active time for SEQ0 to SEQ3. The counter is 20 bits. These registers set the 16 LSBs.

Table 132. Bit Descriptions for SEQxSLEEPL Registers

Sequence 0 to Sequence 3 Sleep Time Registers (MSB)—SEQxSLEEPH

Address 0x00000814, Reset: 0x000F, Name: SEQ0SLEEPH

Address 0x00000824, Reset: 0x000F, Name: SEQ1SLEEPH

Address 0x00000834, Reset: 0x000F, Name: SEQ2SLEEPH

Address 0x00000844, Reset: 0x000F, Name: SEQ3SLEEPH

The SEQxSLEEPH registers define the device active time for SEQ0 to SEQ3. The counter is 20 bits. These registers set the four MSBs.

Table 133. Bit Descriptions for SEQxSLEEPH Registers

Timer Wake-Up Configuration Register—TMRCON

Address 0x00000A1C, Reset: 0x0000, Name: TMRCON

Table 134. Bit Descriptions for TMRCON Register

INTERRUPTS

There are a number of interrupt options available on the AD5940/AD5941. These interrupts can be configured to toggle a GPIOx pin in response to an interrupt event.

INTERRUPT CONTROLLER INTERUPTS

The interrupt controller is divided into two blocks. Each block consists of an INTCSELx register and an INTCFLAGx register. The INTCPOL and INTCCLR registers are common to both blocks. After an interrupt is enabled in the INTCSELx register, the corresponding bit in the INTCFLAGx register is set. The available interrupt sources are shown i[n Table 135.](#page-105-1) The INTCFLAGx interrupts can be configured to toggle a GPIOx pin in response to an interrupt event.

CONFIGURING THE INTERRUPTS

Before configuring the interrupt sources, the GPIOx pin must be configured as the interrupt output. GPIO0, GPIO3, and GPIO6 can be configured for the INT0 output. GPIO4 and GPIO7 can be configured for the INT1 output. Refer to the [Digital Port Multiplex](#page-115-0) section for more details. The user can program the polarity of the interrupt (rising or falling edge) in the INTCPOL register. When an interrupt is triggered, the selected GPIOx pin toggles to alert the host microcontroller that an interrupt event has occurred. To clear an interrupt source, write to the corresponding bit in the INTCCLR register.

CUSTOM INTERRUPTS

Four custom interrupt sources are selectable by the user in INTCSELx, Bits[12:9]). These custom interrupts can generate an interrupt event by writing to the corresponding bit in the AFEGENINTSTA register. It is only possible to write to this register via the sequencer. Writing to the AFEGENINTSTA register when using the SPI has no effect.

EXTERNAL INTERRUPT CONFIGURATION

Eight external interrupts are implemented on the AD5940/AD5941. These external interrupts can be configured to detect any combination of the following types of events:

- Rising edge. The logic detects a transition from low to high and generates a pulse.
- Falling edge. The logic detects a transition from high to low and generates a pulse.
- Rising or falling edge. The logic detects a transition from low to high or high to low and generates a pulse.
- High level. The logic detects a high level. The interrupt line is held asserted until the external source deasserts.
- Low level. The logic detects a low level. The interrupt line is held asserted until the external source deasserts.

The external interrupt detection unit block allows an external event to wake up the AD5940/AD5941 when it is in hibernate mode.

Table 135. Interrupt Sources Summary

INTERRUPT REGISTERS

Table 136. Interrupt Registers Summary

Interrupt Polarity Register—INTCPOL

Address 0x00003000, Reset: 0x00000000, Name: INTCPOL

Table 137. Bit Descriptions for INTCPOL Register

Interrupt Clear Register—INTCCLR

Address 0x00003004, Reset: 0x00000000, Name: INTCCLR

Table 138. Bit Descriptions for INTCCLR Register

Interrupt Controller Select Registers—INTCSEL0 and INTCSEL1

Address 0x00003008, Reset: 0x00002000, Name: INTCSEL0

Address 0x0000300C, Reset: 0x00002000, Name: INTCSEL1

Table 139. Bit Descriptions for INTCSEL0 and INTCSEL1 Registers

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Interrupt Controller Flag Registers—INTCFLAG0 and INTCFLAG1

Address 0x00003010, Reset: 0x00000000, Name: INTCFLAG0

Address 0x00003014, Reset: 0x00000000, Name: INTCFLAG1

Table 140. Bit Descriptions for INTCFLAG0 and INTCFLAG1 Registers

Data Sheet **[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

Analog Generation Interrupt Register—AFEGENINTSTA

Address 0x0000209C, Reset: 0x00000010, Name: AFEGENINTSTA

The AFEGENINTSTA register provides custom interrupt generation. Writing to this register is only possible using the sequencer. Writing to this register using the SPI has no effect. Reading this register using the SPI does not return meaningful data.

Table 141. Bit Descriptions for AFEGENINTSTA Register

EXTERNAL INTERRUPT CONFIGURATION REGISTERS

Table 142. External Interrupt Registers Summary

External Interrupt Configuration 0 Register—EI0CON

Address 0x00000A20, Reset: 0x0000, Name: EI0CON

Table 143. Bit Descriptions for EI0CON Register

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)/[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

External Interrupt Configuration 1 Register—EI1CON

Address 0x00000A24, Reset: 0x0000, Name: EI1CON

Table 144. Bit Descriptions for EI1CON Register

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

External Interrupt Configuration 2 Register—EI2CON

Address 0x00000A28, Reset: 0x0000, Name: EI2CON

Table 145. Bit Descriptions for EI2CON Register

External Interrupt Clear Register—EICLR

Address 0x00000A30, Reset: 0xC000, Name: EICLR

Table 146. Bit Descriptions for EICLR Register

DIGITAL INPUTS/OUTPUTS **DIGITAL INPUTS/OUTPUTS FEATURES**

The AD5940 features eight GPIO pins, GPIO0-GPIO7. The AD5941 has three GPIO pins, GPIO0-GPIO2. The GPIOs are grouped in one port, which is eight bits wide. Each GPIOx contains multiple functions that are configurable by user code.

Figure 52. Digital Input/Output Diagram

DIGITAL INPUTS/OUTPUTS OPERATION *Input/Output Pull-Up Enable*

GPIO0, GPIO1, GPIO3, GPIO4, GPIO5, GPIO6, and GPIO7 pins have pull-up resistors that are enabled or disabled using the GP0PE register. Unused GPIOs must have the respective pull-up resistors disabled to reduce power consumption.

Input/Output Data Input

When the GPIOs are configured as inputs using the GP0IEN register, the GPIO input levels are available in the GP0IN register.

Input/Output Data Output

When the GPIOs are configured as outputs, the values in the GP0OUT register are reflected on the GPIOs.

Bit Set

The GP0 port has a corresponding bit set register, GP0SET. Using the bit set register, it is possible to set one or more GPIO data outputs without affecting other outputs within the port. Only the GPIOx corresponding to the write data bit equal to 1 is set. The remaining GPIOs are unaffected.

Bit Clear

The GP0 port has a corresponding bit clear register, GP0CLR. Use the bit clear register to clear one or more GPIO data outputs without affecting other outputs within the port. Only

the GPIOx that corresponds to the write data bit equal to 1 is cleared. The remaining GPIOs are unaffected.

Bit Toggle

The GP0 port has a corresponding bit toggle register, GP0TGL. Using the bit toggle register, it is possible to invert one or more GPIO data outputs without affecting other outputs within the port. Only the GPIOx pin that corresponds to the write data bit equal to 1 is toggled. The remaining GPIOs are unaffected.

Input/Output Data Output Enable

The GP0 port has a data output enable register, GP0OEN, by which the data output path is enabled. When the data output enable register bits are set, the values in GP0OUT are reflected on the corresponding GPIOx pins.

Interrupt Inputs

Each GPIOx pin can be configured to react to external events. These events can be detected and used to wake up the device or to trigger specific sequences. These events are configured in the EIxCON register. Writing to the corresponding bit in the EICLR register clears the interrupt flag. For further information, see th[e Interrupts s](#page-105-0)ection.

Interrupt Outputs

The AD5940/AD5941 has two external interrupts that can be mapped to certain GPIOx pins (see the GP0CON register). When an interrupt occurs, the AD5940/AD5941 sets the GPIOx pin high. When the interrupt is cleared, the AD5940/AD5941 brings the GPIOx pin low. These interrupts are configured in the interrupt controller register (see the [Interrupts](#page-105-0) section).

Digital Port Multiplex

The digital port multiplex block provides control over the GPIO functionality of the specified pins. These options are configured in the GP0CON register.

GPIOx Control with the Sequencer

Each GPIOx on the AD5940/AD5941 can be controlled via the sequencer. This control allows syncing of external devices during timing critical applications using a dedicated register, SYNCEXTDEVICE. To control the GPIOs via this register, the GPIOx must first be configured as an output in the GP0OEN register and sync must be selected in the GP0CON register.

Table 147. GPIOx Multiplex Options

GPIO REGISTERS

Table 148. GPIO Registers Summary

GPIO Port 0 Configuration Register—GP0CON

Address 0x00000000, Reset: 0x0000, Name: GP0CON

The GP0CON register configures the configuration for each of the eight GPIOs.

Table 149. Bit Descriptions for GP0CON Register

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

GPIO Port 0 Output Enable Register—GP0OEN

Address 0x00000004, Reset: 0x0000, Name: GP0OEN

The GP0OEN register enables the output for each GPIO.

Table 150. Bit Descriptions for GP0OEN Register

GPIO Port 0 Pull-Up and Pull-Down Enable Register—GP0PE

Address 0x00000008, Reset: 0x0000, Name: GP0PE

Table 151. Bit Descriptions for GP0PE Register

GPIO Port 0 Input Path Enable Register—GP0IEN

Address 0x0000000C, Reset: 0x0000, Name: GP0IEN

Table 152. Bit Descriptions for GP0IEN Register

GPIO Port 0 Registered Data Input—GP0IN

Address 0x00000010, Reset: 0x0000, Name: GP0IN

Table 153. Bit Descriptions for GP0IN Register

GPIO Port 0 Data Output Register—GP0OUT

Address 0x00000014, Reset: 0x0000, Name: GP0OUT

Table 154. Bit Descriptions for GP0OUT Register

GPIO Port 0 Data Out Set Register—GP0SET

Address 0x00000018, Reset: 0x0000, Name: GP0SET

Table 155. Bit Descriptions for GP0SET Register

GPIO Port 0 Data Out Clear Register—GP0CLR

Address 0x0000001C, Reset: 0x0000, Name: GP0CLR

Table 156. Bit Descriptions for GP0CLR Register

GPIO Port 0 Pin Toggle Register—GP0TGL

Address 0x00000020, Reset: 0x0000, Name: GP0TGL

Table 157. Bit Descriptions for GP0TGL Register

The host microcontroller can trigger a software reset to the AD5940/AD5941 by clearing SWRSTCON, Bit 0. It is

control over hardware resets.

recommends to connect the RESET pin of the AD5940/AD5941 to a GPIO pin on the host processor to give the controller

The AD5940/AD5941 reset status register is RSTSTA. Read this

Software resets can be bypassed to ensure the circuits used to bias an external sensor are not disturbed. These circuits include the ultra low power DACs, potentiostat amplifier, and TIAs. The programmable switches circuits can also be configured to

register to identify the source of the reset to the chip.

maintain their states in the event of a reset.

SYSTEM RESETS

The AD5940/AD5941 provides the following reset sources:

- External reset.
- POR.
- Software reset of the digital part of the device. The low power, potentiostat amplifier and low power TIA circuitry is not reset.

The AD5940/AD5941 is reset during an external hardware reset or POR.

The external reset or hardware reset is connected to the external RESET pin. When this pin is pulled low, a reset occurs. All circuits and control registers return to their default state.

ANALOG DIE RESET REGISTERS

Table 158. Analog Die Reset Registers Summary

Key Protection for the RSTCON Register—RSTCONKEY

Address 0x00000A5C, Reset: 0x0000, Name: RSTCONKEY

Table 159. Bit Descriptions for RSTCONKEY Register

Software Reset Register—SWRSTCON

Address 0x00000424, Reset: 0x0001, Name: SWRSTCON

Table 160. Bit Descriptions for SWRSTCON Register

Reset Status Register—RSTSTA

Address 0x00000A40, Reset: 0x0000, Name: RSTSTA

Table 161. Bit Descriptions for RSTSTA Register

POWER MODES

There are four main power modes for the AD5940/AD5941: active high power mode (>80 kHz), active normal mode (<80 kHz), hibernate mode, and shutdown mode.

ACTIVE HIGH POWER MODE (>80 kHz)

Active high power mode (>80 kHz) is recommended when generating or measuring high bandwidth signals >80 kHz. The 32 MHz oscillator is selected to drive the high speed DAC and ADC circuits to handle the high bandwidth signal. To enable high power mode, use the following sequence:

- 1. Write $PMBW = 0x000D$.
- 2. Set the system clock divider to 2 and set the ADC clock divider to 1.
- 3. Switch the oscillator to 32 MHz.
- 4. Set ADCFILTERCON, Bit 0 = 1 to enable a 1.6 MHz ADC sample rate.

ACTIVE LOW POWER MODE (<80 kHz)

Active low power mode (<80 kHz) is the default active state of the AD5940/AD5941. The system clock is the 16 MHz internal oscillator (PWRMOD, Bits $[1:0] = 0x1$).

HIBERNATE MODE

When the AD5940/AD5941 is in hibernate mode, the high speed clock circuits are powered down, resulting in all blocks being clocked when entering a low power, clock gated state. The 32 kHz oscillator remains active. The watchdog timer is also active. To place the AD5940/AD5941 in hibernate mode, write PWRMOD, Bits[1:0] = 0x2. It is recommended that PWRMOD, Bit 14 = 0. Bit 14 controls a power switch to the ADC block. When

POWER MODES REGISTERS

Table 162. Power Mode Registers Summary

this switch is turned off, the leakage from the ADC is reduced, which subsequently reduces the current consumption in hibernate mode.

Optionally, the low power DAC, reference, and amplifiers can remain active to maintain the bias of an external sensor. However, current consumption increases.

SHUTDOWN MODE

Shutdown mode is similar to hibernate, except the user is expected to power-down the low power analog blocks.

LOW POWER MODE

The AD5940/AD5941 provides a feature for ultra low power applications, such as EDA measurements. Various blocks can be powered down simultaneously by writing to the LPMODECON register. Within the LPMODECON register, there are a number of bits corresponding to certain analog blocks. By setting these bits to 1, the corresponding piece of circuitry is powered down to save power. For example, writing 1 to LPMODECON, Bit 1, powers down the high power reference.

The LPMODECON register features key protection. Before accessing the register, the user must write 0xC59D6 to the LPMODEKEY register.

Another feature that is useful in ultra low power applications is the ability to switch system clocks to the 32 kHz oscillator using the sequencer. To enable this feature, write 1 to LPMODECLKSEL, Bit 0. The sequencer can then switch the system clocks to the 32 kHz oscillator. The LPMODECLKSEL register is key protected by the LPMODKEY register.

Power Modes Register—PWRMOD

Address 0x00000A00, Reset: 0x0001, Name: PWRMOD

Table 163. Bit Descriptions for PWRMOD Register

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

Key Protection for the PWRMOD Register—PWRKEY

Address 0x00000A04, Reset: 0x0000, Name: PWRKEY

Table 164. Bit Descriptions for PWRKEY Register

Low Power Mode AFE Control Lock Register—LPMODEKEY

Address 0x0000210C, Reset: 0x00000000, Name: LPMODEKEY

The LPMODEKEY register protects the LPMODECLKSEL and LPMODECON registers.

Table 165. Bit Descriptions for LPMODEKEY Register

Low Power Mode Clock Select Register—LPMODECLKSEL

Address 0x00002110, Reset: 0x00000000, Name: LPMODECLKSEL

The LPMODECLKSEL register is protected by the LPMODKEY register.

Table 166. Bit Descriptions for LPMODECLKSEL Register

Low Power Mode Configuration Register—LPMODECON

Address 0x00002114, Reset: 0x00000102, Name: LPMODECON

The LPMODECON register is protected by the LPMODEKEY register.

Table 167. Bit Descriptions for LPMODECON Register

CLOCKING ARCHITECTURE

CLOCK FEATURES

The AD5940/AD5941 features the following clock options:

- A low frequency, 32 kHz internal oscillator (LFOSC). This is used to clock the sleep/wakeup timer.
- A high frequency, 16 MHz or 32 MHz internal oscillator (HFOSC). The 32 MHz setting only is designed to clock the HSDAC, HSTIA and ADC circuits for high bandwidth measurements > 80 kHz.
- An external 16 MHz or 32 MHz crystal option. If a 32 MHz crystal is used, ensure that SYSCLKDIV, Bits [5:0] = 2 in the CLKCON0 register. Thislimits the digital die clock source to 16 MHz. The ADC clock cannot be divided. Thus, if using a 32 MHz crystal, the ADC is always running on a 32 MHz clock. The current consumption of the ADC increases by 2 mA when using a 32 MHz clock compared to a 16 MHz.
- An external clock input option on GPIO2 or GPIO5 (GPIO5 is available on AD5940 only). If a 32 MHz source is used, ensure that SYSCLKDIV, Bits [5:0] = 2 in CLKCON0 register. This limits the digital die clock source to 16 MHz. The ADC clock cannot be divided. Thus, if using a 32 MHz crystal the ADC is always running on a 32 MHz clock. The current consumption of the ADC increases by 2 mA when using a 32 MHz clock compared to a 16 MHz.

At power-up, the internal high frequency oscillator is selected as the AFE system clock with a 16 MHz setting. The user code can divide the clock by a factor of 1 to 32 to reduce power consumption. Note that the system performance is only validated with AFE system clock rate of 16 MHz.

The clock architecture diagram is shown i[n Figure 53.](#page-123-0)

CLOCK ARCHITECTURE REGISTERS

Table 168. Clock Registers Summary

Key Protection Register for the CLKCON0 Register—CLKCON0KEY

Address 0x00000420, Reset: 0x0000, Name: CLKCON0KEY

Table 169. Bit Descriptions for CLKCON0KEY Register

Clock Divider Configuration Register—CLKCON0

Address 0x00000408, Reset: 0x0441, Name: CLKCON0

Table 170. Bit Descriptions for CLKCON0 Register

Clock Select Register—CLKSEL

Address 0x00000414, Reset: 0x0000, Name: CLKSEL

Table 171. Bit Descriptions for CLKSEL Register

Clock Enable for Low Power TIA Chop and Wake-Up Timer—CLKEN0

Address 0x00000A70, Reset: 0x0004, Name: CLKEN0

Clock Gate Enable Register—CLKEN1

Address 0x00000410, Reset: 0x01C0, Name: CLKEN1

Table 173. Bit Descriptions for CLKEN1 Register

Key Protection for the OSCCON Register—OSCKEY

Address 0x00000A0C, Reset: 0x0000, Name: OSCKEY

Table 174. Bit Descriptions for OSCKEY Register

Oscillator Control Register—OSCCON

Address 0x00000A10, Reset: 0x0003, Name: OSCCON

The OSCCON register is key protected. To unlock this protection, write 0xCB14 to the OSCKEY register before writing to this register. A write to any other register before writing to this register returns the protection to the lock state.

Table 175. Bit Descriptions for OSCCON Register

Data Sheet **[AD5940](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)/[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf)**

High Power Oscillator Configuration Register—HSOSCCON

Address 0x000020BC, Reset: 0x00000034, Name: HSOSCCON

Table 176. Bit Descriptions for HSOSCCON Register

Key Protection for RSTCON Register—RSTCONKEY

Address 0x00000A5C, Reset: 0x0000, Name: RSTCONKEY

Table 177. Bit Descriptions for RSTCONKEY Register

Internal Low Frequency Oscillator Register—LOSCTST

Address 0x00000A6C, Reset: 0x0088, Name: LOSCTST

Table 178. Bit Descriptions for LOSCTST Register

APPLICATIONS INFORMATION **EDA BIOIMPEDANCE MEASUREMENT USING A LOW BANDWIDTH LOOP**

The AD5940/AD5941 can be used for EDA measurements. This use case requires an always on measurement with a typical sampling rate of 4 Hz and excitation signal of 100 Hz. The AD5940/AD5941 uses the low power DAC to generate the low

frequency signal. The low power TIA converts current to voltages, and the DFT hardware accelerators calculates the real and imaginary values of the data. A high level block diagram is shown in [Figure 54.](#page-127-0) An accurate ac impedance value is then calculated. Using the low power mode features of the AD5940/ AD5941 can achieve an average current consumption as low as 70 μA. For details, see the [AN-1557](https://www.analog.com/media/en/technical-documentation/application-notes/AN-1557.pdf?doc=AD5940-5941.pdf) Application Note.

Figure 54. Low Frequency, 2-Wire, Bioimpedance Loop (Maximum Bandwidth = 300 Hz)

BODY IMPEDANCE ANALYSIS (BIA) MEASUREMENT USING A HIGH BANDWIDTH LOOP

The AD5940/AD5941 uses its high bandwidth impedance loop to perform an absolute, 4-wire impedance measurement on the body. The high performance, 16-bit ADC, along with on-chip DFT hardware accelerator, target 100 dB of SNR at 50 kHz with impedance measurements up to 200 kHz. For details, see [AN-1557.](https://www.analog.com/media/en/technical-documentation/application-notes/AN-1557.pdf?doc=AD5940-5941.pdf)

Figure 55. High Frequency, 4-Wire, Bioimpedance Loop (Maximum Bandwidth = 200 kHz)

HIGH PRECISION POTENTIOSAT CONFIGURATION

The low bandwidth loop or the high bandwidth loop can be used for potentiostat applications. The switch matrix allows 2-, 3-, or 4-wire electrode connections. Single reference electrode configuration is available for the low bandwidth loop. Single or dual reference electrode measurements configurations are available for the higher bandwidth loop. For details, see the [AN-1563](https://www.analog.com/media/en/technical-documentation/application-notes/AN-1563.pdf?doc=AD5940-5941.pdf) Application Note.

Figure 56. Using a High Bandwidth AFE Loop in Potentiostat Mode

USING THE AD5940/AD5941, [AD8232,](https://www.analog.com/AD8232?doc=AD5940-5941.pdf) AND [AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) FOR BIOIMPEDANCE AND ELECTROCARDIOGRAM (ECG) MEASUREMENTS

The AD5940/AD5941 can be used in conjunction with the [AD8232](https://www.analog.com/AD8232?doc=AD5940-5941.pdf) an[d AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) to perform bioimpedance and ECG measurements. The same electrodes can be used to facilitate both measurements.

When a bioimpedance measurement (for example, body composition, hydration, EDA, and so on) is required, the [AD8232](https://www.analog.com/AD8232?doc=AD5940-5941.pdf) an[d AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) are put into shutdown (the SDN pin on th[e AD8232](https://www.analog.com/AD8232?doc=AD5940-5941.pdf) an[d AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) is controlled by the AD5940/AD5941 GPIOx pin) and the AD5940/AD5941 switch matrix disconnects the [AD8232](https://www.analog.com/AD8232?doc=AD5940-5941.pdf) an[d AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) from the electrodes.

When an ECG measurement is required, the AD5940/AD5941 switch matrix disconnects the AD5940/AD5941 AFE from the electrodes and connects to the [AD8233](https://www.analog.com/AD8233?doc=AD5940.pdf) front end. Th[e AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf) analog output is connected to the high performance, 16-bit ADC on the AD5940/AD5941 through an AINx pin. The measurement data is stored in the AD5940/AD5941 data FIFO to be read by the host controller.

For details, see [AN-1557.](https://www.analog.com/media/en/technical-documentation/application-notes/AN-1557.pdf?doc=AD5940-5941.pdf)

Figure 57. Body Composition and ECG System Solution Using the AD5940/AD5941 with th[e AD8232](https://www.analog.com/AD8232?doc=AD5940-5941.pdf) and th[e AD8233](https://www.analog.com/AD8233?doc=AD5940-5941.pdf)

SMART WATER/LIQUID QUALITY AFE

The features and flexibility of the AD5940/AD5941 make the device ideal for water analysis applications. These applications typically measure pH, conductivity, oxidation/reduction, and temperature[. Figure 58](#page-131-0) shows a simplified version of the AD5940/AD5941 configured to satisfy these measurement needs. The high power potentiostat amplifier loop can be used for the conductivity measurement[. Figure 58](#page-131-0) shows a 2-wire conductivity sensor. The pH measurement indicates the acidity or alkalinity of the solution and uses an external amplifier for buffering purposes before conversion by the ADC.

In this application, as shown in [Figure 58,](#page-131-0) the data FIFO and AFE sequence lend themselves to autonomous, preprogrammed, smart water measurements.

Figure 58. Typical Water Analysis Application Using the AD5940/AD5941

04-06-2018-A

OUTLINE DIMENSIONS

[AD5940/](http://www.analog.com/AD5940?doc=AD5940-5941.pdf)[AD5941](http://www.analog.com/AD5941?doc=AD5940-5941.pdf) Data Sheet

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

 $2 W =$ Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The AD5941W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review th[e Specifications](#page-6-0) section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.

www.analog.com

Rev. C | Page 134 of 134