



"AND" J-K FLIP-FLOP

MTTL I MC500/400 series


MC515 · MC565  
MC415 · MC465



The MC415, MC465, MC515, and MC565 are clocked flip-flops that trigger on the negative edge and perform the J-K logic function. Each flip-flop has an AND input gating configuration consisting of three J inputs ANDed together and three K inputs ANDed together. The multiple J and K inputs minimize the requirements for external gating in counters and certain other applications. A direct SET, PRESET, and RESET are also available.

In normal operation, information is changed on the J and K inputs while the clock is in the low state, since the inputs are inhibited in this condition. Information is read into a temporary memory when the clock is in the high state. When the clock goes low, the information is transferred to the bistable section and the Q and  $\bar{Q}$  outputs respond accordingly. The information on the J and K inputs should not be changed while the clock is in the high state. Each flip-flop can be set or reset directly by applying the low state to the direct SET, PRESET, or RESET inputs.

Since each flip-flop is a charge-storage device, there is a restriction on the clock fall time that must be observed.



J	K	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Where  $J = J_1 + J_2 + J_3$   
 $K = K_1 + K_2 + K_3$

Total Power Dissipation = 40 mW typ/pkg

Switching Times:

$t_{pd} = 25$  ns typ


$t_{pd+} = 13$  ns typ

TYPE NO.	INPUT LOADING FACTOR (I <sub>F</sub> )				OUTPUT DRIVE (I <sub>OL</sub> )	TEMPERATURE RANGE
	CLOCK	ALL OTHER	CLOCK	ALL OTHER		
MC515	1.5	1	(-2.0 mA)	(-1.33 mA)	15 MC500 series Gates (20 mA)	-55°C to +125°C
MC565	1.5	1	(-2.0 mA)	(-1.33 mA)	7 MC500 series Gates (10 mA)	
MC415	1.5	1	(-2.5 mA)	(-1.66 mA)	12 MC400 series Gates (20 mA)	0°C to +75°C
MC465	1.5	1	(-2.5 mA)	(-1.66 mA)	6 MC400 series Gates (10 mA)	

MC515, MC565/MC415, MC465 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and K input, plus the SET, PRESET, and RESET inputs. To complete testing, measure through remaining J and K inputs in the same manner.



Characteristic	Symbol	Pin Under Test	MC515, MC565 Test Limits			MC415, MC465 Test Limits			TEST CONDITIONS															Grd		
			-55°C			+25°C			+75°C			mA					Volts					V <sub>CC</sub>				
			Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	I <sub>OX</sub>	I <sub>ON</sub>	I <sub>IN</sub>	2 I <sub>IN</sub>	V <sub>IN</sub>	V <sub>B</sub>	V <sub>IN</sub> ± V <sub>IN</sub>	V <sub>IN</sub> ± V <sub>IN</sub>	V <sub>OUT</sub>						
Pr	Std		Pr	Std		Pr	Std		Pr	Std		Pr	Std		Pr	Std										
Input Forward Current	I <sub>F</sub>	1	-1.33	-1.33	-1.33	-1.66	-1.66	-1.66																		
		5																								
		8																								
Leakage Current	I <sub>L</sub>	1	100	100	100	100	100	100																		
		5																								
		9																								
Reverse Bias Current	I <sub>RB</sub>	1	100	100	100	100	100	100																		
		5																								
		9																								
Breakdown Voltage	BV <sub>RS</sub>	5	5.5	5.5	5.5	5.5	5.5	5.5																		
		6																								
		13																								
BV <sub>RS-1</sub>	5	5.5	5.5	5.5	5.5	5.5	5.5																			
	6																									
	9																									
I <sub>RS-1</sub>	5	1.33	1.33	1.33	1.33	1.33	1.33																			
	6																									
	9																									

(continued)


\* Pin 13 Only

5 70

MC515, MC565/MC415, MC465 (continued)

ELECTRICAL CHARACTERISTICS (continued)

Test procedures are shown for only one J and K input, plus the SET, PRISRT, and RESET inputs. To complete the test sequence through remaining J and K inputs in the same manner.



Characteristic	Symbol	TEST CONDITIONS												V <sub>cc</sub>	
		mA						Volts							
		I <sub>cc</sub>		I <sub>in</sub>		I <sub>in</sub>		V <sub>in</sub>		V <sub>in</sub>		V <sub>in</sub>			
		Pr	Std	Pr	Std	2	I <sub>in</sub>	V <sub>in</sub>	V <sub>in</sub>	V <sub>in</sub>	V <sub>in</sub>	V <sub>in</sub>			
Click Input	I <sub>F</sub>	20	10	-1.5	-0.7	1.0	2.0	0.45	2.8	4.5	2.0	1.0	5.5	5.0	
Forward Current	I <sub>R</sub>	20	10	-1.5	-0.7	1.0	2.0	0.45	2.8	4.5	1.7	1.2	5.5	5.0	
Inverse Beta Current	I <sub>L</sub>	20	10	-1.5	-0.7	1.0	2.0	0.45	2.8	4.5	1.4	0.9	5.5	5.0	
Breakdown Voltage	BV <sub>in(0)</sub>	20	10	-1.2	-0.6	1.0	2.0	0.45	3.0	4.5	1.9	1.1	5.5	5.0	
	BV <sub>in(1)</sub>	20	10	-1.2	-0.6	1.0	2.0	0.45	3.0	4.5	1.8	1.2	5.5	5.0	
Output	V <sub>out(0)</sub>	20	10	-1.2	-0.5	1.0	2.0	0.45	3.0	4.5	1.7	1.1	5.5	5.0	
Output Voltage	V <sub>out(1)</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	3.8, 10
	V <sub>out(1)</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	3.10, 13
	V <sub>out(1)</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	8, 10
	V <sub>out(1)</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	10, 13
	V <sub>out(1)</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	10, 13
Leakage Current	I <sub>OLK</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	1.2, 3, 5, 6, 7, 8, 9, 10, 12, 14
	I <sub>OLK</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	1.2, 3, 5, 6, 7, 8, 9, 10, 12, 14
Short-Circuit Current	I <sub>SC</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	1.2, 3, 5, 6, 7, 8, 9, 10, 12, 14
	I <sub>SC</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	1.2, 3, 5, 6, 7, 8, 9, 10, 12, 14
Output Voltage	V <sub>OL</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	3.8, 10
	V <sub>OL</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	3.10, 13
	V <sub>OL</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	5, 10, 13
	V <sub>OL</sub>	12	11	-	-	-	-	-	-	-	-	-	-	-	10, 13
Power Requirements (Total Device)	I <sub>DD</sub>	4	-	12	-	12	-	14	-	14	-	14	-	14	3.10, 13
Power Supply Drain	I <sub>DD</sub>	4	-	12	-	12	-	14	-	14	-	14	-	14	3.8, 10

OPERATING CHARACTERISTICS

Clock fall time  $\leq 150$  ns.

Triggers on clock pulse widths  $\geq 20$  ns.

Provides direct SET, PRESET, and RESET inputs. The application of a "0" state to B or 9, sets Q high; "0" state to 13, resets Q low. The clock must be in the low state when these functions are performed.


Data at the J and K inputs must be present before the clock goes to a high state. If the information on the J and K inputs is changed while the clock is in a high state, the flip-flop will require typically 300 ns to recognize a "1"

state to "0" state information change on the J and K terminals. The flip-flop will require typically 10 ns to recognize a "0" state to "1" state change.

Negative edge triggering - When the clock goes from the high state to the low state, the information in the temporary storage section is transferred and the Q and  $\bar{Q}$  outputs will respond accordingly. While the clock is in a low state, the J and K terminals are inhibited.

Unused J and K inputs should be tied to the clock or to 2.0 to 5.0 Vdc. PRESET and SET are tied to  $\bar{Q}$ ; RESET is tied to Q.

FIGURE 1 - SWITCHING AND TRIGGER CHARACTERISTICS TEST CIRCUIT



SWITCHING TIMES


TEST	TEST SYMBOL	INPUT PULSE	MIN	MAX	UNIT
Delay Time Off	$t_{pd+}$	V		20	ns
Delay Time On	$t_{pd-}$	V		40	ns
Rise Time	$t_r$	V		8.0	ns
Fall Time	$t_f$	V		5.0	ns
Amplitude	$V_{amp}$	V	3.2		Volt

WORST-CASE TESTS

(Device must toggle with each clock pulse)

TEST	SYMBOL	LIMITS	INPUT CONDITIONS
Toggle Frequency	$f_{Tog}$	20 MHz max	W
Pulse Width	PW	20 ns min	X
Input High Voltage	$V_{IH}$	1.8 V min	Y
Fall Time	$t_c-$	160 ns max	Z

VOLTAGE WAVEFORMS AND DEFINITIONS



INPUT PULSE CONDITIONS

SYMBOL	W	V	X	Y	Z	UNIT
PRF	20	5.0	5.0	5.0	1.0	MHz
PW	20	100	20	100	200	ns
$t_c+$	$\leq 10$	$\leq 10$	$\leq 10$	$\leq 10$	$\leq 50$	ns
$t_c-$	$\leq 10$	$\leq 10$	$\leq 10$	$\leq 10$	$\leq 150$	ns
$V_{IH}$	3.5	3.5	3.5	1.8	3.5	Volt

FIGURE 2 - J-K TERMINAL CHARACTERISTICS TEST CIRCUIT




FIGURE 3 - SET-RESET-PRESET TERMINAL CHARACTERISTICS TEST CIRCUIT

