











**SN74LVCH16373A** 

SCAS568N - MARCH 1996-REVISED SEPTEMBER 2014

# SN74LVCH16373A 16-Bit Transparent D-Type Latch With 3-State Outputs

#### **Features**

- Member of the Texas Instruments Widebus™
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pull-up or Pull-down Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

# **Applications**

- Wearable Health and Fitness Devices
- Toys
- Power Infrastructures
- Servers

# 3 Description


This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SSOP (48)	15.80 mm × 7.50 mm
SN74LVCH16373A	TSSOP (48)	12.50 mm × 6.10 mm
	TVSOP (48)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Simplified Schematic**







# **Table of Contents**

1	Features 1	8	Parameter Measurement Information	10
2	Applications 1	9	Detailed Description	11
3	Description 1		9.1 Overview	
4	Simplified Schematic 1		9.2 Functional Block Diagram	11
5	Revision History2		9.3 Feature Description	12
6	Pin Configuration and Functions		9.4 Device Functional Modes	12
7	Specifications	10	Application and Implementation	13
•	7.1 Absolute Maximum Ratings		10.1 Application Information	13
	7.2 Handling Ratings		10.2 Typical Application	13
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	14
	7.4 Thermal Information	12	Layout	
	7.5 Electrical Characteristics		12.1 Layout Guidelines	
	7.6 Timing Requirements, –40°C to 85°C		12.2 Layout Example	
	7.7 Timing Requirements, –40°C to 125°C	13	Device and Documentation Support	
	7.8 Switching Characteristics, –40°C to 85°C9		13.1 Trademarks	
	7.9 Switching Characteristics, –40°C to 125°C		13.2 Electrostatic Discharge Caution	15
	7.10 Operating Characteristics		13.3 Glossary	
	7.11 Typical Characteristics	14	Mechanical, Packaging, and Orderable Information	


# 5 Revision History

CI	hanges from Revision M (February 2006) to Revision N	Page
•	Updated document to new TI data sheet format.	
•	Deleted Ordering Information table.	
•	Changed I <sub>off</sub> bullet in Features	
•	Added Applications.	
•	Added Pin Functions table	(
•	Added Pin Functions table	4
•	Added Handling Ratings table	(
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table	7
•	Added Thermal Information table.	7
•	Added –40 to 125°C temperature range to Electrical Characteristics table	8
•	Changed Timing Requirements, –40°C to 85°C table.	8
•	Added –40 to 125°C temperature range to Timing Requirements table.	8
•	Changed Switching Characteristics, -40°C to 85°C table.	9
•	Added –40 to 125°C temperature range to Switching Characteristics.	9
•	Added Typical Characteristics.	
•	Added Detailed Description section	
•	Added Application and Implementation section	13
•	Added Power Supply Recommendations and Layout sections	14



# 6 Pin Configuration and Functions

DGG, DGV, OR DL PACKAGE (TOP VIEW)



#### **Pin Functions**

PIN		I/O	DESCRIPTION		
NO. NAME		1/0	DESCRIPTION		
1	1 <del>OE</del>	I	Output Enable 1		
2	1Q1	0	1Q1 Output		
3	1Q2	0	1Q2 Output		
4	GND	_	Ground Pin		
5	1Q3	0	1Q3 Output		
6	1Q4	0	1Q4 Output		
7	V <sub>CC</sub>	_	Power Pin		
8	1Q5	0	1Q5 Output		
9	1Q6	0	1Q6 Output		
10	GND	_	Ground Pin		
11	1Q7	0	1Q7 Output		
12	1Q8	0	1Q8 Output		
13	2Q1	0	2Q1 Output		
14	2Q2	0	2Q2 Output		
15	GND	_	Ground Pin		
16	2Q3	0	2Q3 Output		
17	2Q4	0	2Q4 Output		
18	V <sub>CC</sub>	_	Power Pin		



# Pin Functions (continued)

PIN					
NO. NAME		I/O	DESCRIPTION		
19	2Q5	0	2Q5 Output		
20	2Q6	0	2Q6 Output		
21	GND	_	Ground Pin		
22	2Q7	0	2Q7 Output		
23	2Q8	0	2Q8 Output		
24	2 <del>OE</del>	I	Output Enable 2		
25	2LE	I	2LE Input		
26	2D8	1	2D8 Input		
27	2D7	I	2D7 Input		
28	GND	_	Ground Pin		
29	2D6	I	2D6 Input		
30	2D5	1	2D5 Input		
31	$V_{CC}$	_	Power Pin		
32	2D4	I	2D4 Input		
33	2D3	I	2D3 Input		
34	GND	_	Ground Pin		
35	2D2	I	2D2 Input		
36	2D1	I	2D1 Input		
37	1D8	1	1D8 Input		
38	1D7	I	1D7 Input		
39	GND	_	Ground Pin		
40	1D6	I	1D6 Input		
41	1D5	I	1D5 Input		
42	$V_{CC}$	_	Power Pin		
43	1D4	I	1D4 Input		
44	1D3	I	1D3 Input		
45	GND	_	Ground Pin		
46	1D2	I	1D2 Input		
47	1D1	ı	1D1 Input		
48	1LE	I	Latch Enable 1		

Submit Documentation Feedback






Table 1. Pin Assignments<sup>(1)</sup> (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	$V_{CC}$	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	$V_{CC}$	V <sub>CC</sub>	2F6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 <del>OE</del>	NC	NC	NC	NC	2LE

<sup>(1)</sup> NC - No internal connection




Table 2. Pin Assignments<sup>(1)</sup> (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 <del>OE</del>	1LE	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	$V_{CC}$	$V_{CC}$	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	$V_{CC}$	$V_{CC}$	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 <del>OE</del>	2LE	NC	2D8

(1) NC - No internal connection

Product Folder Links: SN74LVCH16373A



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high of	or low state (2) (3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>–</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>–</b> 50	mA
Io	Continuous output current	•		±50	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	torage temperature range			°C
V <sub>(FCD)</sub> Flectrostatic discharge	Clastrostatia diasharas	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
.,	O mark marks are	Operating	1.65	3.6	.,	
$V_{CC}$	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
.,	Output voltage	High or low state	0	$V_{CC}$		
$V_O$		3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65		-4		
	High level autout august	V <sub>CC</sub> = 2.3 V		-8	− mA	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12		
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65		4		
	Lour lovel output ourrent	V <sub>CC</sub> = 2.3 V		8	A	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12		
		V <sub>CC</sub> = 3 V		24		
Δt/Δν	Input transition rise or fall rate	·		10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, (SCBA004).

### 7.4 Thermal Information

			SN74LVCH16373A			
THERMAL METRIC <sup>(1)</sup>		DGG	DGV	DL	UNIT	
			48 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.3	78.4	68.4		
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	17.6	30.7	34.7		
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	41.8	41.0	00/14/	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.1	3.8	12.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	31.2	41.3	40.4		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Submit Documentation Feedback



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	V	-4	0 to 85°C	-40	0 to 125°C	UNIT	
PARAMETER		V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	MIN	TYP <sup>(1)</sup> MAX	UNI	
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		1.2			
$V_{OH}$	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7		1.7		V	
0.1	I <sub>OH</sub> = -12 mA	2.7 V	2.2		2.2			
	1 <sub>OH</sub> = -12 IIIA	3 V	2.4		2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.2		2.2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2		0.2		
	I <sub>OL</sub> = 4 mA	1.65 V		0.45		0.45		
$V_{OL}$	I <sub>OL</sub> = 8 mA	2.3 V		0.7		0.7	V	
	I <sub>OL</sub> = 12 mA	2.7 V		0.4		0.4		
	I <sub>OL</sub> = 24 mA	3 V		0.55		0.65		
I <sub>I</sub>	V <sub>I</sub> = 0 to 5.5 V	3.6 V		±5		±5	μA	
	V <sub>I</sub> = 0.58 V	1 CE V	25		25		μА	
	V <sub>I</sub> = 1.07 V	1.65 V	-25		-25			
	V <sub>I</sub> = 0.7 V	2.3 V	45		45			
$I_{I(hold)}$	V <sub>I</sub> = 1.7 V	2.3 V	-45		-45			
	V <sub>I</sub> = 0.8 V	2.1/	75		75			
	V <sub>I</sub> = 2 V	3 V	-75		-75			
	V <sub>I</sub> = 0 to 3.6 V <sup>(2)</sup>	3.6 V		±500		±500		
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$	0		±10		±10	μA	
l <sub>oz</sub>	$V_{O} = 0 \text{ to } 5.5 \text{ V}$	3.6 V		±10		±10	μA	
1	V <sub>I</sub> = V <sub>CC</sub> or GND	0 201		20		20		
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(3)}$	= 0 3.6 V		20		20	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		500		500	μΑ	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		5			рF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		6.5			рF	

#### 7.6 Timing Requirements, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	PARAMETER		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
$t_{su}$	Setup time, data before LE↓	1.6		1.2		1.7		1.7		ns
t <sub>h</sub>	Hold time, data after LE↓	1.0		1.1		1.2		1.2		ns

# 7.7 Timing Requirements, -40°C to 125°C

	PARAMETER		1.8 V 5 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{w}$	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
$t_{su}$	Setup time, data before LE↓	1.6		1.2		1.7		1.7		ns
t <sub>h</sub>	Hold time, data after LE↓	1.0		1.1		1.2		1.2		ns

Product Folder Links: SN74LVCH16373A

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current required to switch the input from one state to another.

This applies in the disabled state only.



# 7.8 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	FROM TO $\pm 0.15 \text{ V}$ $\pm 0.2 \text{ V}$ $\pm 0.2 \text{ V}$		V <sub>CC</sub> = 3	2.7 V	V <sub>CC</sub> = 3 ± 0.3	UNIT				
	(INPOT)	(OUIPUI)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
•	D	0	1.5	6.4	1	4.2	1	4.9	1.6	4.2	20
l <sub>pd</sub>	LE	Q	1.5	7.1	1	4.8	1	5.3	2.1	4.6	ns
t <sub>en</sub>	ŌĒ	Q	1.5	6.7	1	4.7	1	5.7	1.3	4.7	ns
t <sub>dis</sub>	ŌĒ	Q	1.5	8.4	1	5.0	1	6.3	2.5	5.9	ns

## 7.9 Switching Characteristics, -40°C to 125°C

over operating free-air temperature range (unless otherwise noted)


PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN MAX MIN MAX MIN						MIN	MAX	
	D	0	1.5	6.8	1	4.6	1	5.9	1.6	4.8	20
t <sub>pd</sub>	LE	Q	1.5	7.5	1	5.2	1	6.3	2.1	5.4	ns
t <sub>en</sub>	ŌĒ	Q	1.5	7.0	1	5.1	1	6.7	1.3	5.5	ns
t <sub>dis</sub>	ŌĒ	Q	1.5	9.1	1	5.4	1	7.3	2.5	6.5	ns


# 7.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
	Power dissipation capacitance	Outputs enabled	f 10 MH=	32	35	39	~F
Ct	per latch	Outputs disabled	f = 10 MHz	4	4	6	pF

# 7.11 Typical Characteristics






Copyright © 1996–2014, Texas Instruments Incorporated

Submit Documentation Feedback




# 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

	IN	PUT	V	\ \ \	•	_	V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	$R_L$	$oldsymbol{V}_{\!\Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



## 9 Detailed Description

#### 9.1 Overview

The SN74LVCH16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended.

#### 9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)



#### 9.3 Feature Description

- · Wide operating voltage range
  - Operates from 1.65 V to 3.6 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- $I_{\text{off}}$  feature allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V
- Bus hold on data inputs eliminates the need for external pull-up or pull-down resistors

#### 9.4 Device Functional Modes

**Table 3. Function Table** 

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	Χ	X	Z

Submit Documentation Feedback



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The SN74LVCH16373A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V; therefore making it ideal for driving multiple outputs. This device is also good for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing translation down to V<sub>CC</sub>.

#### 10.2 Typical Application




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

## 10.2.2 Detailed Design Procedure

- 1. Recommended input conditions
  - Rise time and fall time specs: See  $(\Delta t/\Delta V)$  in the *Recommended Operating Conditions* table.
  - Specified High and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.

Product Folder Links: SN74LVCH16373A


- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend output conditions
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback

# TEXAS INSTRUMENTS

## **Typical Application (continued)**

#### 10.2.3 Application Curves



## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F bypass capacitor is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

## 12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 7 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

#### 12.2 Layout Example




Figure 7. Layout Diagram

4 Submit Documentation Feedback



# 13 Device and Documentation Support

#### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVCH16373A

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVCH16373ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
SN74LVCH16373ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
SN74LVCH16373ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDH373A	Samples
SN74LVCH16373ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
SN74LVCH16373ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16373ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCH16373ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16373ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 9-Aug-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16373ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16373ADGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74LVCH16373ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVCH16373ADL	DL	SSOP	48	25	473.7	14.24	5110	7.87



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118


PowerPAD is a trademark of Texas Instruments.



## DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated