SCBS140D - MAY 1992 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (JT) DIPs

#### description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT646 consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the

input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT646.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LVT646 JT OR W PACKAGE	
SN74LVT646 DB, DW, OR PW PACKAGE	5
(TOP VIEW)	

CLKAB	1	J 24	] v <sub>cc</sub>
SAB [	2	23	] CLKBA
DIR [	3	22	] SBA
A1 [	4	21	] OE
A2 [	5	20	] B1
A3 [	6	19	] B2
A4 [	7	18	] B3
A5 [	8	17	] B4
A6 [	9	16	] B5
A7 [	10	15	] B6
A8 [	11	14	] B7
GND [	12	13	] B8





NC - No internal connection

Copyright © 1995, Texas Instruments Incorporated

#### SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS140D - MAY 1992 - REVISED JULY 1995

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT646 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT646 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVT646 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

					FU			
		INP	UTS			DATA	A I/Os	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1–B8	OPERATION OR FUNCTION
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
Х	Х	Х	$\uparrow$	Х	Х	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus


FUNCTION TABLE

<sup>†</sup> The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.





SCBS140D - MAY 1992 - REVISED JULY 1995






Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SCBS140D - MAY 1992 - REVISED JULY 1995


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, PW, and W packages.



SCBS140D - MAY 1992 - REVISED JULY 1995



**To Seven Other Channels** 

Pin numbers shown are for the DB, DW, JT, PW, and W packages.



SCBS140D - MAY 1992 - REVISED JULY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high state or power-off state, $V_{O}$ (see Note 1)0.5 V to 7 V	
Current into any output in the low state, I <sub>O</sub> : SN54LVT646	
SN74LVT646	
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT646	ł
SN74LVT646 64 mA	ł
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	ł
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	ł
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DB package	I
DW package	I
PW package	I
Storage temperature range, T <sub>stg</sub> –65°C to 150°C	)

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			SN54L	VT646	SN74L	/T646	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS140D - MAY 1992 - REVISED JULY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	-		SN	154LVT64	46	SN	74LVT64	46			
PARAMETER	''	EST CONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT		
VIK	V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I <sub>OH</sub> = -100 μA		V <sub>CC</sub> -0	).2		V <sub>CC</sub> -0	.2			
Ver	V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = - 8 mA		2.4			2.4			V	
VOH	V <sub>CC</sub> = 3 V	I <sub>OH</sub> = - 24 mA		2						v	
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2				
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2			0.2		
	VCC = 2.7 V	I <sub>OL</sub> = 24 mA				0.5			0.5		
VOL		I <sub>OL</sub> = 16 mA				0.4			0.4	V	
VOL	$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA				0.5			0.5	v	
	VCC - 3 V	I <sub>OL</sub> = 48 mA				0.55					
		I <sub>OL</sub> = 64 mA							0.55		
	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$	Control			±1			±1		
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V <sub>I</sub> = 5.5 V	inputs			10			10		
lj –	V <sub>CC</sub> = 3.6 V	VI = 5.5 V				100			20	μA	
		$V_I = V_{CC}$	A or B ports§			1			1		
		$V_{I} = 0$				-5			-5		
l <sub>off</sub>	$V_{CC} = 0,$	$V_{I}$ or $V_{O} = 0$ to 4.5 V							±100	μA	
1.4	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	A or B ports	75			75			μA	
l(hold)	vCC = 3 v	V <sub>I</sub> = 2 V	A or B ports	-75			-75			μΑ	
IOZH	V <sub>CC</sub> = 3.6 V,	$V_{O} = 3 V$				1			1	μA	
IOZL	V <sub>CC</sub> = 3.6 V,	$V_{O} = 0.5 V$				-1			-1	μΑ	
			Outputs high		0.13	0.39		0.13	0.19		
ICC	V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	Outputs low		8.8	14		8.8	12 mA		
	$V_{I} = V_{CC} \text{ or } GND$		VI = VCC or GND Outputs disabled			0.13	0.39		0.13	0.19	
∆ICC¶	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at $V_{CC} o$			0.3			0.2	mA			
Ci	V <sub>I</sub> = 3 V or 0				4.5			4.5		pF	
Cio	V <sub>O</sub> = 3 V or 0				11			11		pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$  Unused terminals at V\_CC or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS140D - MAY 1992 - REVISED JULY 1995

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54L	VT646			SN74L	VT646		
			V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.		V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	lock Clock frequency		0	150	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
+	Setup time, A or B before CLKAB↑ or	Data high	1.5		1.5		1.3		1.3		ns
t <sub>su</sub>	CLKBA↑	Data low	2.5		3.0		2		2.4		115
<sup>t</sup> h	Hold time, A or B after CLKAB↑ or CLKBA↑		0.9		0.9		0.4		0.4		ns

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


				SN54L	VT646			SN	74LVT6	46		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
f <sub>max</sub>			150				150					MHz
<sup>t</sup> PLH	CLKBA or	A or B	1.2	5.9		6.9	1.8	3.8	5.7		6.7	ns
<sup>t</sup> PHL	CLKAB	AUD	1.2	5.9		6.6	2.1	3.8	5.7		6.4	115
<sup>t</sup> PLH	A or B	B or A	0.8	4.9		5.6	1.3	2.8	4.7		5.4	ns
<sup>t</sup> PHL	AUB	BUIA	0.6	4.8		5.5	1	2.7	4.6		5.3	115
<sup>t</sup> PLH	SBA or SAB‡	A or B	1	6.4		7.4	1.4	3.7	6.2		7.2	ns
<sup>t</sup> PHL	SBA OF SAB+	AUB	1	6.4		7	1.4	3.8	6.2		6.8	115
<sup>t</sup> PZH	OE	A or B	0.6	6		7.4	1	3	5.8		7.2	ns
t <sub>PZL</sub>	UE	AUB	0.6	6.2		7.5	1	3.2	6		7.3	115
<sup>t</sup> PHZ	OE	A or B	1.4	6.7		7.1	2.3	4.3	6.5		6.9	ns
<sup>t</sup> PLZ	UE	AUB	1.4	6.4		6.5	2.2	3.8	5.8		5.9	115
<sup>t</sup> PZH	DIR	A or B	0.6	6.7		7.7	1	3.4	6.5		7.5	ns
t <sub>PZL</sub>		AUB	0.8	6.5		7.3	1.2	3.4	6.3		7.1	115
<sup>t</sup> PHZ	DIR	A or B	0.8	7.4		8.3	1.7	4.1	7.2		8.1	ns
<sup>t</sup> PLZ		AUB	1	6.7		7	1.5	3.5	5.8		6.3	115

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCBS140D - MAY 1992 - REVISED JULY 1995



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 2. Load Circuit and Voltage Waveforms





11-Apr-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74LVT646DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVT646DBR	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVT646DW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVT646DWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVT646PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVT646PWR	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SNJ54LVT646FK	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125		
SNJ54LVT646JT	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125		
SNJ54LVT646W	OBSOLETE	E CFP	W	24		TBD	Call TI	Call TI	-55 to 125		

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



#### www.ti.com

11-Apr-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVT646, SN74LVT646 :

Catalog: SN74LVT646

Military: SN54LVT646

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


# **MECHANICAL DATA**

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

## JT (R-GDIP-T\*\*)

#### **CERAMIC DUAL-IN-LINE**

24 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



CERAMIC DUAL FLATPACK

W (R-GDFP-F24)



NOTES: A. All linear dimensions are in inches (millimeters).

- This drawing is subject to change without notice. В.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
  E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153




# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated