# International **TOR** Rectifier

### Strong/RFET™ IRFR7746PbF IRFU7746PbF

### Application

- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

 V
 S
 75V

 R
 DS(on) typ.
 9.5mΩ


 max
 11.2mΩ

 ID (Silicon Limited)
 59A①

 ID (Package Limited)
 56A

### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant



G	D	S
Gate	Drain	Source

Deer wert wurden Deeleens Tu		Standard Pack		Orderskie Dert Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
	D. Delt	Tube	75	IRFR7746PbF
IRFR7746PbF	D-Pak	Tape and Reel	2000	IRFR7746TRPbF
IRFU7746PbF	I-Pak	Tube	75	IRFU7746PbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature

### HEXFET<sup>®</sup> Power MOSFET



#### Absolute Maximum Rating

Symbol	Parameter	Мах		Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	<b>59</b> 0			
I <sub>D</sub> @ T <sub>C</sub> = 100°C	$\mathfrak{D} T_{c} = 100^{\circ}C$ Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)			А	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	$T_{\rm C} = 25^{\circ}{\rm C}$ Continuous Drain Current, $V_{\rm GS}$ @ 10V (Wire Bond Limited) 56				
I <sub>DM</sub>	Pulsed Drain Current ②	230'			
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	99		W	
	Linear Derating Factor	0.66	5	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage ± 20			V	
T_JOperating Junction and T_{STG-55 to + 175Storage Temperature Range-55 to + 175					
Soldering Temperature, for 10 seconds (1.6mm from case) 300					
Avalanche Chara	cteristics	•			
EAS (Thermally limited)	EAS (Thermally limited)Single Pulse Avalanche Energy ③116				
EAS (Thermally limited)				mJ	
I <sub>AR</sub>	Avalanche Current ②	Soo Eig 15 16	220 22h	А	
E <sub>AR</sub>	Repetitive Avalanche Energy ②	See Fig 15, 10	See Fig 15, 16, 23a, 23b		
<b>Thermal Resistan</b>	ce				
Symbol	Parameter	Тур.	Max.	Units	
$R_{ ext{ heta}JC}$	Junction-to-Case ®		1.52		
$R_{ ext{ heta}JA}$	Junction-to-Ambient (PCB Mount)		50	°C/W	
$R_{ ext{ heta}JA}$	Junction-to-Ambient	— 110			

#### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	75			V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		53		mV/°C	Reference to 25°C, $I_D$ = 1mA $@$
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		9.5	11.2		V <sub>GS</sub> = 10V, I <sub>D</sub> = 35A
			11.2		mΩ	V <sub>GS</sub> = 6.0V, I <sub>D</sub> = 18A
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$
1	Drain-to-Source Leakage Current			1.0		V <sub>DS</sub> =75 V, V <sub>GS</sub> = 0V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			150	μA	V <sub>DS</sub> =75V,V <sub>GS</sub> = 0V,T <sub>J</sub> =125°C
	Gate-to-Source Forward Leakage			100	۳٨	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V
R <sub>G</sub>	Gate Resistance		1.6		Ω	

#### Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 56A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 190µH, R<sub>G</sub> = 50 $\Omega$ , I<sub>AS</sub> = 35A, V<sub>GS</sub> =10V.
- $\label{eq:ISD} \textcircled{4mu} I_{SD} \leq 35A, \ di/dt \leq 570A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^\circ C.$
- 6 Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
- $\odot$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- $\label{eq:rescaled} \begin{tabular}{ll} \end{tabular} & R_\theta \mbox{ is measured at } T_J \mbox{ approximately } 90^\circ C. \end{tabular}$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.please refer to application note to AN-994: <u>http://www.irf.com/technical-info/appnotes/an-994.pdf</u>
- Imited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 1mH,  $R_G = 50\Omega$ ,  $I_{AS} = 18A$ ,  $V_{GS} = 10V$
- \* Pulse drain current is limited at 224A by source bonding technology.



Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	112			S	V <sub>DS</sub> = 10V, I <sub>D</sub> =35A
Qg	Total Gate Charge		59	89		I <sub>D</sub> = 35A
Q <sub>gs</sub>	Gate-to-Source Charge		14		nC	V <sub>DS</sub> = 38V
Q <sub>gd</sub>	Gate-to-Drain Charge		18		nc	V <sub>GS</sub> = 10V
Q <sub>sync</sub>	Total Gate Charge Sync. (Qg– Qgd)		41			
t <sub>d(on)</sub>	Turn-On Delay Time		7.9			V <sub>DD</sub> = 38V
r	Rise Time		30			I <sub>D</sub> = 35A
d(off)	Turn-Off Delay Time		34		ns	R <sub>G</sub> = 2.7Ω
t <sub>f</sub>	Fall Time		21			V <sub>GS</sub> = 10V⑤
C <sub>iss</sub>	Input Capacitance		3107			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		257			V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		159		pF	<i>f</i> = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		234			$V_{GS} = 0V, VDS = 0V \text{ to } 60V$
Coss eff.(TR)	Output Capacitance (Time Related)		299			V <sub>GS</sub> = 0V, VDS = 0V to 60V6
	racteristics					
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
s	Continuous Source Current (Body Diode)			<b>59</b> ①		MOSFET symbol showing the
SM	Pulsed Source Current (Body Diode) ②			230*	A	integral reverse <u>a contraction diode</u> .
V <sub>SD</sub>	Diode Forward Voltage			1.2	V	T <sub>J</sub> = 25°C,I <sub>S</sub> = 35A,V <sub>GS</sub> = 0V ⑤
dv/dt	Peak Diode Recovery dv/dt@		8.1		V/ns	T <sub>J</sub> = 175°C,I <sub>S</sub> = 35A,V <sub>DS</sub> = 75V
ŀ			27			$T_{\rm J} = 25^{\circ}C \qquad V_{\rm DD} = 64V$
t <sub>rr</sub>	Reverse Recovery Time		32		ns	<u>TJ = 125°C</u> I <sub>F</sub> = 35A,
Q <sub>rr</sub>	Bayaraa Baaayary Chargo		26		nC	<u>T<sub>J</sub> = 25°C</u> di/dt = 100A/µs ઉ
Jrr.	Reverse Recovery Charge		00			T 405%0

#### Dynamic Electrical Characteristics @ T<sub>1</sub> = 25°C (unless otherwise specified)

Reverse Recovery Current

Q<sub>rr</sub>

 $I_{RRM}$ 

Α

Т<sub>Ј</sub> = 125°С

T, = 25°C

36

1.7






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics





Fig 6. Normalized On-Resistance vs. Temperature








Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 13. Typical On-Resistance vs. Drain Current




Fig 10. Maximum Safe Operating Area






Fig 12. Typical Coss Stored Energy










Fig 16. Maximum Avalanche Energy vs. Temperature

Fig 15. Avalanche Current vs. Pulse Width

Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com) 1.Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>jmax</sub>. This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6.  $I_{av}$  = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 14, 15).
  - t<sub>av</sub> = Average time in avalanche.
  - D = Duty cycle in avalanche =  $tav \cdot f$
  - $Z_{\text{thJC}}(D, t_{av})$  = Transient thermal resistance, see Figures 13) PD (ave) = 1/2 ( 1.3 · BV·I\_{av}) = \Delta T / Z\_{\text{thJC}}
    - $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$
    - $E_{AS (AR)} = P_{D (ave)} t_{av}$

Submit Datasheet Feedback








Fig 17. Threshold Voltage vs. Temperature








Fig 19. Typical Recovery Current vs. dif/dt












Fig 20. Typical Stored Charge vs. dif/dt

7






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit






Fig 25a. Gate Charge Test Circuit








Fig 24b. Switching Time Waveforms






Fig 25b. Gate Charge Waveform


8



#### D-Pak (TO-252AA) Package Outline Dimensions are shown in millimeters (inches)







NOTES:

1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- A- LEAD DIMENSION UNCONTROLLED IN L5.

A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.

5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.

A DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.

- A DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M	DIMENSIONS					
В	MILLIM	ETERS	INC	HES	O T E S	
0 L	MIN.	MAX.	MIN.	MAX.	S	
A	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035		
b1	0.64	0.79	.025	.031	7	
b2	0.76	1.14	.030	.045		
b3	4.95	5.46	.195	.215	4	
С	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
Е	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
е	2.29	BSC	.090 BSC			
Н	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74	BSC	.108	REF.		
L2	0.51	BSC	.020	BSC		
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1.14	1.52	.045	.060	3	
Ø	0*	10"	0*	10*		
ø1	0*	15*	0*	15*		
Ø2	25°	35°	25*	35°		


LEAD ASSIGNMENTS
------------------

HEXFET 1.- GATE 2.- DRAIN 3.- SOURCE 4 - DRAIN

IGBT & CoPAK 1.- GATE 2.- COLLECTOR 3.- EMITTER

3.- EMITTER 4.- COLLECTOR


### D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



### I-Pak (TO-251AA) Package Outline Dimensions are shown in millimeters (inches)




LEAD	ASSIGNMEN	TS

HEXFET


- 1.- GATE 2.- DRAIN
- 3.- SOURCE 4.- DRAIN

I-Pak (TO-251AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


### D-Pak (TO-252AA) Tape & Reel Information Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.

- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES : 1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



### **Qualification Information<sup>†</sup>**

Qualification Level		Industrial (per JEDEC JESD47F) <sup>††</sup>	
Moisture Sensitivity Level	D-Pak	MSL1	
	I-Pak	MISE I	
RoHS Compliant		Yes	

† Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/

**†** Applicable version of JEDEC standard at the time of product release.

### **Revision History**

Date	Comments
11/7/2014	• Updated E <sub>AS (L =1mH)</sub> = 160mJ on page 2
11/7/2014	• Updated note 10 "Limited by $T_{Jmax}$ , starting $T_J = 25^{\circ}$ C, L = 1mH, $R_G = 50\Omega$ , $I_{AS} = 18A$ , $V_{GS} = 10V$ " on page 2



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit <u>http://www.irf.com/whoto-call/</u>

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.