

SLOS208E-JANUARY 1998 - REVISED JUNE 2004

350-mW MONO AUDIO POWER AMPLIFIER

FEATURES


- Fully Specified for 3.3-V and 5-V Operation
- Wide Power Supply Compatibility 2.5 V 5.5 V
- Output Power for $R_L = 8 \Omega$

EXAS


STRUMENTS www.ti.com

- -350 mW at V_{DD} = 5 V, BTL
- -250 mW at V_{DD} = 3.3 V, BTL
- **Ultra-Low Quiescent Current in Shutdown** Mode . . . 0.15 µA
- **Thermal and Short-Circuit Protection**
 - Surface-Mount Packaging
 - SOIC
 - PowerPAD[™] MSOP

DESCRIPTION



The TPA301 is a bridge-tied load (BTL) audio power amplifier developed especially for low-voltage applications where internal speakers are required. Operating with a 3.3-V supply, the TPA301 can deliver 250-mW of continuous power into a BTL 8-Ω load at less than 1% THD+N throughout voice band frequencies. Although this device is characterized out to 20 kHz, its operation was optimized for narrower band applications such as cellular communications. The BTL configuration eliminates the need for external coupling capacitors on the output in most applications, which is particularly important for small battery-powered equipment. This device features a shutdown mode for power-sensitive applications with a quiescent current of 0.15 µA during shutdown. The TPA301 is available in an 8-pin SOIC surface-mount package and the surface-mount PowerPAD MSOP, which reduces board space by 50% and height by 40%.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

Æλ





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS

	PACKAGE	MSOP	
T _A	SMALL OUTLINE ⁽¹⁾ (D)	MSOP ⁽¹⁾ (DGN)	SYMBOLIZATION
–40°C to 85°C	TPA301D	TPA301DGN	AAA

(1) The D and DGN packages are available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA301DR).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		UNIT
V _{DD}	Supply voltage	6 V
VI	Input voltage	–0.3 V to V _{DD} +0.3 V
	Continuous total power dissipation	Internally limited (see Dissipation Rating Table)
T _A	Operating free-air temperature range	-40°C to 85°C
TJ	Operating junction temperature range	-40°C to 150°C
T _{stg}	Storage temperature range	-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$	DERATING FACTOR	T _A = 70°C	T _A = 85°C
D	725 mW	5.8 mW/°C	464 mW	377 mW
DGN	2.14 W ⁽¹⁾	17.1 mW/°C	1.37 W	1.11 W

(1) See the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPADTM on page 33 of the before mentioned document.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V _{DD}	Supply voltage		2.5	5.5	V
V _{IH}	High-level voltage	SHUTDOWN	0.9 V _{DD}		V
V _{IL}	Low-level voltage	SHUTDOWN		0.1 V _{DD}	V
T _A	A Operating free-air temperature			85	°C

ELECTRICAL CHARACTERISTICS

at specified free-air temperature, V_{DD} = 3.3 V, T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OD}	Differential output voltage	SHUTDOWN = 0 V, $R_L = 8 \Omega$, $R_F = 10 k\Omega$		5	20	mV
PSRR	Power supply rejection ratio	$V_{DD} = 3.2 \text{ V to } 3.4 \text{ V}$		85		dB
I _{DD}	Supply current (see Figure 3)	SHUTDOWN = 0 V, $R_F = 10 k\Omega$		0.7	1.5	mA
I _{DD(SD)}	Supply current, shutdown mode (see Figure 4)	SHUTDOWN = V_{DD} , R_F = 10 k Ω		0.15	5	μA
I _{IH}	High-level input current	SHUTDOWN, V_{DD} = 3.3 V, V_{I} = 3.3 V			1	μA
I _{IL}	Low-level input current	SHUTDOWN, $V_{DD} = 3.3 \text{ V}$, $V_{I} = 0 \text{ V}$			1	μA

OPERATING CHARACTERISTICS

 $V_{DD} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ R}_{L} = 8 \Omega$

	PARAMETER	TEST CONDITIONS		MIN TYP MAX	UNIT
Po	Output power ⁽¹⁾	THD = 0.5%,	See Figure 9	250	mW
THD + N	Total harmonic distortion plus noise	$P_{O} = 250 \text{ mW},$ AV = 2 V/V,	f = 20 Hz to 4 kHz, See Figure 7	1.3%	
	Maximum output power bandwidth	AV = 2 V/V, THD = 3%,	See Figure 7	10	kHz
B ₁	Unity-gain bandwidth	Open loop,	See Figure 15	1.4	MHz
	Supply ripple rejection ratio	f = 1 kHz, C _B = 1 μF,	See Figure 2	71	dB
V _n	Noise output voltage		C _B = 0.1 μF, See Figure 19	15	μV(rms)

(1) Output power is measured at the output terminals of the device at f = 1 kHz.

ELECTRICAL CHARACTERISTICS

at specified free-air temperature, V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OD}	Differential output voltage	SHUTDOWN = 0 V, $R_L = 8 \Omega$, $R_F = 10 k\Omega$		5	20	mV
PSRR	Power supply rejection ratio	V _{DD} = 4.9 V to 5.1 V		78		dB
I _{DD}	Supply current (see Figure 3)	SHUTDOWN = 0 V, $R_F = 10 \text{ k}\Omega$		0.7	1.5	mA
I _{DD(SD)}	Supply current, shutdown mode (see Figure 4)	SHUTDOWN = V_{DD} , R_F = 10 k Ω		0.15	5	μA
Цн	High-level input current	SHUTDOWN, V_{DD} = 5.5 V, V_{I} = V_{DD}			1	μA
I _{IL}	Low-level input current	SHUTDOWN, V_{DD} = 5.5 V, V_{I} = 0 V			1	μA

OPERATING CHARACTERISTICS

 $\mathsf{V}_{\mathsf{DD}} = 5 \; \mathsf{V}, \, \mathsf{T}_{\mathsf{A}} = 25^\circ\mathsf{C}, \, \mathsf{R}_{\mathsf{L}} = 8 \; \Omega$

	PARAMETER	TEST CONDITIONS		ΜΙΝ ΤΥ	P MAX	UNIT
Po	Output power	THD = 0.5%,	See Figure 13	70	0	mW
THD + N	Total harmonic distortion plus noise	P _O = 350 mW, AV = 2 V/V,	f = 20 Hz to 4 kHz, See Figure 11	1	%	
	Maximum output power bandwidth	AV = 2 V/V, THD = 2%,	See Figure 11		0	kHz
B ₁	Unity-gain bandwidth	Open loop,	See Figure 16	1	.4	MHz
	Supply ripple rejection ratio	f = 1 kHz, C _B = 1 μF,	See Figure 2	(5	dB
V _n	Noise output voltage		C _B = 0.1 μF, See Figure 20		5	µV(rms)

SLOS208E-JANUARY 1998 - REVISED JUNE 2004



Terminal Functions

TERMIN	AL.	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
BYPASS	2	I	BYPASS is the tap to the voltage divider for internal mid-supply bias. This terminal should be connected to a 0.1 - μ F to 1 - μ F capacitor when used as an audio amplifier.
GND	7		GND is the ground connection.
IN-	4	I	IN- is the inverting input. IN- is typically used as the audio input terminal.
IN+	3	I	IN+ is the noninverting input. IN+ is typically tied to the BYPASS terminal.
SHUTDOWN	1	I	SHUTDOWN places the entire device in shutdown mode when held high (I_{DD} ~ 0.15 μ A).
V _{DD}	6		V _{DD} is the supply voltage terminal.
V _O +	5	0	V _O + is the positive BTL output.
V _O -	8	0	V _O - is the negative BTL output.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Circuit

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
k _{SVR}	Supply voltage rejection ratio	vs Frequency	2
I _{DD}	Supply current	vs Supply voltage	3, 4
	Output power	vs Supply voltage	5
Po	Output power	vs Load resistance	6
THD+N	Total harmonia distortion plus poiss	vs Frequency	7, 8, 11, 12
	Total harmonic distortion plus noise	vs Output power	9, 10, 13, 14
	Open-loop gain and phase	vs Frequency	15, 16
	Closed-loop gain and phase	vs Frequency	17, 18
V _n	Output noise voltage	vs Frequency	19, 20
P _D	Power dissipation	vs Output power	21, 22







SLOS208E-JANUARY 1998 -REVISED JUNE 2004























1

SLOS208E-JANUARY 1998 - REVISED JUNE 2004




f - Frequency - kHz Figure 15.

Texas

THD+N – Total Harmonic Distortion + Noise – %

SLOS208E-JANUARY 1998 -REVISED JUNE 2004







Figure 19.









(1)

APPLICATION INFORMATION

BRIDGE-TIED LOAD

Figure 23 shows a linear audio power amplifier (APA) in a BTL configuration. The TPA301 BTL amplifier consists of two linear amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration but power to the load should be initially considered. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground-referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields $4\times$ the output power from the same supply rail and load impedance (see Equation 1).

$$V_{(RMS)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

Power = $\frac{V_{(RMS)}^{2}}{R_{L}}$




Figure 23. Bridge-Tied Load Configuration

In a typical portable handheld equipment sound channel operating at 3.3 V, bridging raises the power into an 8- Ω speaker from a single-ended (SE, ground reference) limit of 62.5 mW to 250 mW. In sound power that is a 6-dB improvement—which is loudness that can be heard. In addition to increased power, there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 24. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33 μ F to 1000 μ F) so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 2.

$$f_{(corner)} = \frac{1}{2\pi R_L C_C}$$
(2)

For example, a 68-µF capacitor with an 8- Ω speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, eliminating the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.

SLOS208E-JANUARY 1998 -REVISED JUNE 2004

APPLICATION INFORMATION (continued)




Figure 24. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces $4\times$ the output power of a SE configuration. Internal dissipation versus output power is discussed further in the *thermal considerations* section.

BTL AMPLIFIER EFFICIENCY

Linear amplifiers are notoriously inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sine-wave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD} . The internal voltage drop multiplied by the RMS value of the supply current, $I_{DD(RMS)}$, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 25).




Figure 25. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

SLOS208E-JANUARY 1998 - REVISED JUNE 2004

APPLICATION INFORMATION (continued)

Efficiency = $\frac{P_L}{P_{SUP}}$

where

$$P_{L} = \frac{V_{L(RMS)}}{R_{L}} = \frac{V_{p}^{2}}{2R_{L}}$$
$$V_{L(RMS)} = \frac{V_{P}}{\sqrt{2}}$$
$$P_{SUP} = V_{DD} I_{DD(RMS)} = \frac{V_{DD} 2V_{P}}{\pi R_{L}}$$
$$I_{DD(RMS)} = \frac{2V_{P}}{\pi R_{L}}$$

(3)

Efficiency of a BTL Configuration = $\frac{\pi V_P}{2V_{DD}} = \frac{\pi \left(\frac{P_L R_L}{2}\right)^{1/2}}{2V_{DD}}$

(4)

Table 1 employs Equation 4 to calculate efficiencies for three different output power levels. The efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. The internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design.

OUTPUT POWER (W)	EFFICIENCY (%)	PEAK-to-PEAK VOLTAGE (V)	INTERNAL DISSIPATION (W)
0.125	33.6	1.41	0.26
0.25	47.6	2.00	0.29
0.375	58.3	2.45 ⁽¹⁾	0.28

Table 1. Efficiency vs Output Power in 3.3-V 8- Ω BTL Systems

(1) High-peak voltage values cause the THD to increase.

A final point to remember about linear amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in Equation 4, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

APPLICATION SCHEMATIC

Figure 26 is a schematic diagram of a typical handheld audio application circuit, configured for a gain of -10 V/V.

SLOS208E-JANUARY 1998 -REVISED JUNE 2004




Figure 26. TPA301 Application Circuit

The following sections discuss the selection of the components used in Figure 26.

COMPONENT SELECTION

Gain Setting Resistors, R_{F} and R_{I}

The gain for each audio input of the TPA301 is set by resistors R_F and R_I according to Equation 5 for BTL mode.

BTL Gain =
$$A_V = -2\left(\frac{R_F}{R_I}\right)$$
 (5)


BTL mode operation brings about the factor 2 in the gain equation due to the inverting amplifier mirroring the voltage swing across the load. Given that the TPA301 is a MOS amplifier, the input impedance is high; consequently, input leakage currents are not generally a concern, although noise in the circuit increases as the value of R_F increases. In addition, a certain range of R_F values are required for proper start-up operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k Ω and 20 k Ω . The effective impedance is calculated in Equation 6.

Effective Impedance =
$$\frac{R_F R_I}{R_F + R_I}$$

(6)

As an example, consider an input resistance of 10 k Ω and a feedback resistor of 50 k Ω . The BTL gain of the amplifier would be -10 V/V, and the effective impedance at the inverting terminal would be 8.3 k Ω , which is well within the recommended range.


For high-performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of R_F above 50 k Ω , the amplifier tends to become unstable due to a pole formed from R_F and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor, C_F , of approximately 5 pF should be placed in parallel with R_F when R_F is greater than 50 k Ω . This, in effect, creates a low-pass filter network with the cutoff frequency defined in Equation 7.



For example, if R_F is 100 k Ω and C_F is 5 pF then f_{co} is 318 kHz, which is well outside the audio range.

Input Capacitor, C₁

In the typical application, an input capacitor, C_I , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_I and R_I form a high-pass filter with the corner frequency determined in Equation 8.



(8)

The value of C₁ is important to consider as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where R₁ is 10 k Ω and the specification calls for a flat bass response down to 40 Hz. Equation 8 is reconfigured as Equation 9.

$$C_{I} = \frac{1}{2\pi R_{I} f_{CO}}$$
(9)

In this example, C_I is 0.40 μ F, so, one would likely choose a value in the range of 0.47 μ F to 1 μ F. A further consideration for this capacitor is the leakage path from the input source through the input network (R_I , C_I) and the feedback resistor (R_F) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

Power Supply Decoupling, C_S

The TPA301 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F, placed as close as possible to the device V_{DD} lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the audio power amplifier is recommended.

SLOS208E-JANUARY 1998 - REVISED JUNE 2004



Midrail Bypass Capacitor, C_B

The midrail bypass capacitor, C_B , is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode, C_B determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, appearing as degraded PSRR and THD + N. The capacitor is fed from a 250-k Ω source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in Equation 10 should be maintained, which ensures the input capacitor is fully charged before the bypass capacitor is fully charged and the amplifier starts up.

$$\frac{10}{\left(C_{B} \times 250 \text{ k}\Omega\right)} \leq \frac{1}{\left(R_{F} + R_{I}\right)C_{I}}$$
(10)

As an example, consider a circuit where C_B is 2.2 μ F, C_I is 0.47 μ F, R_F is 50 k Ω and R_I is 10 k Ω . Inserting these values into the Equation 10 we get: 18.2 \leq 35.5, which satisfies the rule. Recommended values for bypass capacitor C_B are 2.2 μ F to 1 μ F, ceramic or tantalum low-ESR, for the best THD and noise performance.

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this application. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

5-V VERSUS 3.3-V OPERATION

The TPA301 operates over a supply range of 2.5 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation, as these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation with respect to supply bypassing, gain setting, or stability. The most important consideration is that of output power. Each amplifier in TPA301 can produce a maximum voltage swing of V_{DD} - 1 V. This means, for 3.3-V operation, clipping starts to occur when $V_{O(PP)}$ = 2.3 V as opposed to $V_{O(PP)}$ = 4 V at 5 V. The reduced voltage swing subsequently reduces maximum output power into an 8- Ω load before distortion becomes significant.

Operation from 3.3-V supplies, as can be shown from the efficiency formula in Equation 4, consumes approximately two-thirds the supply power for a given output-power level than operation from 5-V supplies.

HEADROOM AND THERMAL CONSIDERATIONS

Linear power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic headroom to pass the loudest portions without distortion as compared with the average power output. From the TPA301 data sheet, one can see that when the TPA301 is operating from a 5-V supply into a 8- Ω speaker, 350-mW peaks are available. Converting watts to dB:

 $P_{dB} = 10 \log P_{W} = 10 \log 3500 \text{ mW} = -4.6 \text{ dB}$

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

- -4.6 dB 15 dB = -19.6 dB (15 dB headroom)
- -4.6 dB 12 dB = -16.6 dB (12 dB headroom)
- -4.6 dB 9 dB = -13.6 dB (9 dB headroom)
- -4.6 dB 6 dB = -10.6 dB (6 dB headroom)
- -4.6 dB 3 dB = -7.6 dB (3 dB headroom)

SLOS208E-JANUARY 1998 - REVISED JUNE 2004

Converting dB back into watts:

IEXAS TRUMENTS www.ti.com

 $P_{W} = 10^{PdB/10}$

= 11 mW (15 dB headroom)

= 22 mW (12 dB headroom)

= 44 mW (9 dB headroom)

= 88 mW (6 dB headroom)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 350 mW of continuous power output with 0 dB of headroom, against 12 dB and 15 dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V, 8- Ω system, the internal dissipation in the TPA301 and maximum ambient temperatures is shown in Table 2.

PEAK OUTPUT POWER	AVERAGE OUTPUT POWER	POWER DISSIPATION (mW)	MAXIMUM AMBIENT TEMPERATURE					
(mW)	/) POWER		0 CFM					
350	350 mW	600	46°C					
350	175 mW (3 dB)	500	64°C					
350	88 mW (6 dB)	380	85°C					
350	44 mW (9 dB)	300	98°C					
350	22 mW (12 dB)	200	115°C					
350	11 mW (15 dB)	180	119°C					

Table 2. TPA301 Power Rating, 5-V, 8-Ω, BTL

Table 2 shows that the TPA301 can be used to its full 350-mW rating without any heat sinking in still air up to 46°C.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPA301D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	301	Samples
TPA301DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AAA	Samples
TPA301DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AAA	Samples
TPA301DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	301	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA301DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA301DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA301DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA301DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPA301DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPA301DR	SOIC	D	8	2500	350.0	350.0	43.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPA301D	D	SOIC	8	75	505.46	6.76	3810	4
TPA301DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88

DGN 8


GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DGN0008D

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




PowerPAD is a trademark of Texas Instruments.

DGN0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




PACKAGE OUTLINE

DGN0008G

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated