

# **SONET/SDH PRECISION CLOCK MULTIPLIER IC**

#### **Features**

- **Ultra-low-jitter clock output with** jitter generation as low as  $0.3$  ps $_{RMS}$
- No external components (other than a resistor and standard bypassing)
- Input clock ranges at 19, 39, 78, 155, 311, and 622 MHz
- Output clock ranges at 19, 155, or 622 MHz
- Digital hold for loss of input clock
- Support for forward and reverse FEC clock scaling
- Selectable loop bandwidth
- Loss-of-signal alarm output
- **Low power**
- Small size (9x9 mm)



#### **Applications**

- SONET/SDH line/port cards
- Optical modules
- Core switches
- Digital cross connects
- Terabit routers

#### **Description**

The Si5320 is a precision clock multiplier designed to exceed the requirements of high-speed communication systems, including OC-192/OC-48 and 10 GbE. This device phase locks to an input clock in the 19, 39, 78, 155, 311, or 622 MHz frequency range and generates a frequency-multiplied clock output that can be configured for operation in the 19, 155, or 622 MHz range. Silicon Laboratories' DSPLL<sup>™</sup> technology delivers all PLL functionality with unparalleled performance while eliminating external loop filter components, providing programmable loop parameters, and simplifying design. FEC rates are supported with selectable 255/ 238 or 238/255 scaling of the clock multiplication ratios. The Si5320 establishes a new standard in performance and integration for ultra-low-jitter clock generation. It operates from a single 3.3 V supply.

#### **Functional Block Diagram**



# **Si5320**

# **NOTES:**



# **TABLE OF CONTENTS**

# **Section Page**





### <span id="page-3-0"></span>**1. Electrical Specifications**

#### **Table 1. Recommended Operating Conditions**



<span id="page-3-1"></span>**Notes:**

**1.** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.

<span id="page-3-2"></span>**2.** The Si5320 is guaranteed by design to operate at -40° C. All electrical specifications are guaranteed for an ambient temperature of  $-20$  to  $85^{\circ}$  C.

<span id="page-3-3"></span>**3.** The Si5320 specifications are guaranteed when using the recommended application circuit (including component tolerance) of [Figure 5 on page 15.](#page-14-0) 3.3 V operation uses an on-chip voltage regulator and is recommended.





A. Operation with Single-Ended Clock Input

Note: W hen using single-ended clock sources, the unused clock input on the Si5320 must be ac-coupled to ground.



B. Operation with Differential Clock Input

<span id="page-4-0"></span>Note: Transm ission line term ination, when required, m ust be provided externally.

**Figure 1. CLKIN Voltage Characteristics**



**Figure 2. Rise/Fall Time Measurement**

<span id="page-4-1"></span>

**Figure 3. Transitionless Period on CLKIN for Detecting a LOS Condition**

<span id="page-4-2"></span>

### <span id="page-5-0"></span>Table 2. DC Characteristics, V<sub>DD</sub> = 3.3 V

(V<sub>DD33</sub> = 3.3 V ±5%, T<sub>A</sub> = -20 to 85 °C)



**Notes:**

**1.** The Si5320 device provides weak 1.5 V internal biasing that enables ac-coupled operation.

**2.** Clock inputs may be driven differentially or single-endedly. When driven single-endedly, the unused input should be ac coupled to ground.

**3.** Transmission line termination, when required, must be provided externally.

4. Although the Si5320 device can operate with input clock swings as high as 1500 mV<sub>PP</sub>, Silicon Laboratories recommends maintaining the input clock amplitude below 500 mV $_{PP}$  for optimal performance.



#### <span id="page-6-0"></span>**Table 3. AC Characteristics**

(V<sub>DD33</sub> = 3.3 V ±5%, T<sub>A</sub> = -20 to 85 °C)





#### **Table 3. AC Characteristics (Continued)**

(V<sub>DD33</sub> = 3.3 V ±5%, T<sub>A</sub> = –20 to 85 °C)





<span id="page-8-0"></span> $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/us unit is used here since the maximum phase transient magnitude for the Si5320 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5320 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/us unit is used here since the maximum phase transient magnitude for the Si5320 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5320 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/us unit is used here since the maximum phase transient magnitude for the Si5320 (tPT\_MTIE) never reaches one nanosecond.



#### **Table 5. Absolute Maximum Ratings**



#### **Table 6. Thermal Characteristics**





<span id="page-13-0"></span>**Figure 4. Typical Si5320 Phase Noise (CLKIN = 155.52 MHz, CLKOUT = 622.08 MHz, and Loop BW = 800 Hz)**





<span id="page-14-0"></span>**Figure 5. Si5320 Typical Application Circuit (3.3 V Supply)**



### <span id="page-15-0"></span>**2. Functional Description**

The Si5320 is a high-performance precision clock multiplication and clock generation device. This device accepts a clock input in the 19, 38, 77, 155, 311, or 622 MHz range, attenuates significant amounts of jitter, and multiplies the input clock frequency to generate a clock output in the 19, 155, or 622 MHz range. Additional optional scaling by a factor of either 255/238 (15/14) or 238/255 (14/15) is provided for compatibility with systems that provide or require clocks that are scaled for forward error correction (FEC) rates. Typical applications for the Si5320 in SONET/SDH systems would be the generation and/or cleaning of 19.44, 155.52, or 622.08 MHz clocks from 19.44, 38.88, 77.76, 155.52, 311.04, or 622.08 MHz clock sources.

The Si5320 employs Silicon Laboratories DSPLL<sup>™</sup> technology to provide excellent jitter performance while minimizing the external component count and maximizing flexibility and ease-of-use. The Si5320's DSPLL phase locks to the input clock signal, attenuates jitter, and multiplies the clock frequency to generate the deviceís SONET/SDH-compliant clock output. The DSPLL loop bandwidth is user-selectable, allowing the Si5320's jitter performance to be optimized for different applications. The Si5320 can produce a clock output with jitter generation as low as 0.3  $ps<sub>RMS</sub>$  (see [Table 4](#page-8-0)), making the device an ideal solution for clock multiplication in SONET/SDH (including OC-48 and OC-192) and Gigabit Ethernet systems.

The Si5320 monitors the clock input signal for loss-ofsignal, and provides a loss-of-signal (LOS) alarm when missing pulses are detected. The Si5320 provides a digital hold capability to continue generation of a stable output clock when the input reference is lost.

#### <span id="page-15-1"></span>**2.1. DSPLL<sup>ô</sup>**

The Si5320's phase-locked loop (PLL) uses Silicon Laboratories' DSPLL technology to eliminate jitter, noise, and the need for external loop filter components found in traditional PLL implementations. This is achieved by using a digital signal processing (DSP) algorithm to replace the loop filter commonly found in analog PLL designs. This algorithm processes the phase detector error term and generates a digital control value to adjust the frequency of the voltagecontrolled oscillator (VCO). The technology produces low phase noise clocks with less jitter than is generated using traditional methods. See [Figure 4](#page-13-0) for an example phase noise plot. In addition, because external loop filter components are not required, sensitive noise entry points are eliminated, making the DSPLL less susceptible to board-level noise sources.

This digital technology also allows for highly-stable and consistent operation over all process, temperature, and voltage variations. The benefits are smaller, lower power, cleaner, more reliable, and easier-to-use clock circuits.

#### **2.1.1. Selectable Loop Filter Bandwidth**

The digital nature of the DSPLL loop filter allows control of the loop filter parameters without the need to change external components. The Si5320 provides the user with up to eight user-selectable loop bandwidth settings for different system requirements. The base loop bandwidth is selected using the BWSEL [1:0] along with DBLBW = 0 pins. When DBLBW is driven high, the bandwidth selected on the BWSEL[1:0] pins is doubled. (See [Table 7.](#page-16-3))

When DBLBW is asserted, the Si5320 shows improved jitter generation performance. DBLBW function is defined only when hitless recovery and FEC scaling are disabled. Therefore, when DBLBW is high, the user must also drive FXDDELAY high and FEC[1:0] to 00 for proper operation.

#### <span id="page-15-2"></span>**2.2. Clock Input and Output Rate Selection**

The Si5320 provides a 1/32x, 1/16x, 1/8x, 1/4x, 1/2x, 1x, 2x, 4x, 8x, 16x, or 32x clock frequency multiplication function with an option for additional frequency scaling by a factor of 255/238 or 238/255 for FEC rate compatibility. Output rates vary in accordance with the input clock rate. The multiplication factor is configured by selecting the input and output clock frequency ranges for the device.

The Si5320 accepts an input clock in the 19, 38, 77, 155, 311, or 622 MHz frequency range. The input frequency range is selected using the INFRQSEL[2:0] pins. The INFRQSEL[2:0] settings and associated output clock rates are given in [Table 8](#page-16-1).

The Si5320's DSPLL phase locks to the clock input signal to generate an internal VCO frequency that is a multiple of the input clock frequency. The internal VCO frequency is divided down to produce a clock output in the 19, 155, or 622 MHz frequency range. The clock output range is selected using the Frequency Select (FRQSEL[1:0]) pins. The FRQSEL[1:0] settings and associated output clock rates are given in [Table 9.](#page-16-2)

The Si5320 clock input frequencies are variable within the range specified in [Table 3 on page 7.](#page-6-0) The output rates scale accordingly. When a 19.44 MHz input clock is used with no FEC scaling enabled, the clock output frequency is 19.44, 155.52, or 622.08 MHz.



**Table 7. Loop Bandwidth Settings**

<span id="page-16-3"></span>

Loop Bandwidth	<b>BWSEL1</b>	<b>BWSEL0</b>	<b>DBLBW</b>			
12800 Hz						
6400 Hz	1	1				
6400 Hz	O	n				
3200 Hz	n	n				
3200 Hz	n	1				
1600 Hz 1 n						
1600 Hz	1 n					
800 Hz		n				
*Note: When DBLBW = 1, FXDDELAY must be asserted and FEC scaling must be disabled.						

<span id="page-16-1"></span>

<b>Input Clock</b> <b>Frequency</b> Range	<b>INFRQSEL2</b>	<b>INFRQSEL1</b>	<b>INFRQSEL0</b>
Reserved			
622 MHz		1	
311 MHz			
<b>155 MHz</b>			
77 MHz			
38 MHz	n	1	
19 MHz			
Reserved			

<span id="page-16-2"></span>**Table 9. Nominal Clock Output Frequencies**



#### **Table 10. FEC Frequency Scalings**

<span id="page-16-4"></span>

#### **2.2.1. FEC Rate Conversion**

The Si5320 provides a 1/32x, 1/16x, 1/8x, 1/4x, 1/2x, 1x, 2x, 4x, 8x, 16x, or 32x clock frequency multiplication function with an option for additional frequency scaling by a factor of 255/238 or 238/255 for FEC rate compatibility. The multiplication factor is configured by selecting the input and output clock frequency ranges for the device. The additional frequency scaling by a factor of either 255/238 or 238/255 for FEC compatibility is selected using the FEC[1:0] control inputs. (See [Table 10](#page-16-4).)

For example, a 622.08 MHz output clock (a non-FEC rate) can be generated from a 19.44 MHz input clock (a non-FEC rate) by setting INFRQSEL[2:0] = 001 (19.44 MHz range), setting FRQSEL [1:0] = 11 (32x multiplication), and setting  $FEC[1:0] = 00$  (no FEC scaling).

A 666.51 MHz output clock (a FEC rate) can be generated from a 19.44 MHz input clock (a non-FEC rate) by setting  $INFRQSEL[2:0] = 001$  (19.44 MHz range), setting FRQSEL [1:0] = 11 (32x multiplication), and setting FEC[1:0] = 01 (255/238 FEC scaling). Finally, a 622.08 MHz output clock (a non-FEC rate) can be generated from a 20.83 MHz input clock (a FEC rate) by setting  $INFRQSEL[2:0] = 001$  (19.44 MHz range), setting FRQSEL [1:0] = 11 (32x multiplication), and setting FEC[1:0] = 10 (238/255 FEC scaling).

#### <span id="page-16-0"></span>**2.3. PLL Performance**

The Si5320 PLL is designed to provide extremely low jitter generation, high jitter tolerance, and a wellcontrolled jitter transfer function with low peaking and a high degree of jitter attenuation.

#### **2.3.1. Jitter Generation**

Jitter generation is defined as the amount of jitter produced at the output of the device with a jitter free input clock. Generated jitter arises from sources within the VCO and other PLL components. Jitter generation is also a function of the PLL bandwidth setting. Higher loop bandwidth settings may result in lower jitter generation, but may also result in less attenuation of jitter on the input clock signal.

#### **2.3.2. Jitter Transfer**

Jitter transfer is defined as the ratio of output signal jitter to input signal jitter for a specified jitter frequency. The jitter transfer characteristic determines the amount of input clock jitter that passes to the outputs. The DSPLL technology used in the Si5320 provides tightlycontrolled jitter transfer curves because the PLL gain parameters are determined by digital circuits that do not vary over supply voltage, process, and temperature. In a system application, a well-controlled transfer curve



minimizes the output clock jitter variation from board to board, providing more consistent system level jitter performance.

The jitter transfer characteristic is a function of the BWSEL[1:0] setting. (See [Table 7.](#page-16-3)) Lower bandwidth selection settings result in more jitter attenuation of the incoming clock but may result in higher jitter generation. [Table 4 on page 9](#page-8-0) gives the 3 dB bandwidth and peaking values for specified BWSEL settings. [Figure](#page-17-4) 6 shows the jitter transfer curve mask.



<span id="page-17-4"></span>**Figure 6. PLL Jitter Transfer Mask/Template**

#### **2.3.3. Jitter Tolerance**

Jitter tolerance for the Si5320 is defined as the maximum peak-to-peak sinusoidal jitter that can be present on the incoming clock. The tolerance is a function of the jitter frequency, because tolerance improves for lower input jitter frequency. See [Figure 7](#page-17-3).



<span id="page-17-3"></span>**Figure 7. Jitter Tolerance Mask/Template**

#### <span id="page-17-0"></span>**2.4. Digital Hold of the PLL**

When no valid input clock is available, the Si5320 digitally holds the internal oscillator to its last frequency value. This provides a stable clock to the system until an input clock is again valid. This clock maintains very stable operation in the presence of constant voltage and temperature. The frequency accuracy specifications for digital hold mode are given in [Table 4 on page 9.](#page-8-0)

### <span id="page-17-1"></span>**2.5. Hitless Recovery from Digital Hold**

When the Si5320 device is locked to a valid input clock, a loss of the input clock causes the device to automatically switch to digital hold mode. When the input clock signal returns, the device performs a "hitless" transition from digital hold mode back to the selected input clock. That is, the device performs "phase build-out" to absorb the phase difference between the internal VCO clock operating in digital hold mode and the new/returned input clock. The maximum phase step size seen at the clock output during this transition and the maximum slope for this phase step are given in [Table 4 on page 9](#page-8-0).

This feature can be disabled by asserting the FXDDELAY pin. When the FXDDELAY pin is high, the output clock is phase and frequency locked with a known phase relationship to the input clock. Consequently, any abrupt phase change on the input clock propagates through the device, and the output slews at the selected loop bandwidth until the original phase relationship is restored.

**Note:** When the DBLBW is asserted, hitless recovery must also be disabled by driving FXDDELAY high for proper operation.



**Figure 8. Recovery from Digital Hold**

#### <span id="page-17-5"></span><span id="page-17-2"></span>**2.6. Loss-of-Signal Alarm**

The Si5320 has loss-of-signal (LOS) circuitry that constantly monitors the CLKIN input clock for missing pulses. The LOS circuitry sets a LOS output alarm signal when missing pulses are detected.

The LOS circuitry operates as follows. Regardless of the selected input clock frequency range, the LOS circuitry divides down the input clock into the 19 MHz range. The LOS circuitry then over-samples this divided-down input clock to search for extended periods of time without input clock transitions. If the LOS



circuitry detects four consecutive samples of the divided-down input clock that are the same state (i.e., 1111 or 0000), a LOS condition is declared, the Si5320 goes into digital hold mode, and the LOS output alarm signal is set high. The LOS sampling circuitry runs at a frequency of f<sub>O</sub>  $622/8$ , where f<sub>O</sub>  $622$  is the output clock frequency when the FRQSEL $[1:0]$  pins are set to 11. [Table 3 on page 7](#page-6-0) lists the minimum and maximum transitionless time periods required for declaring a LOS on the input clock  $(t<sub>LOS</sub>)$ .

Once the LOS alarm is asserted, it is held high until the input clock is validated over a time period designated by the VALTIME pin. When VALTIME is low, the validation time period is about 100 ms. When VALTIME is high, the validation time period is about 13 s. If another LOS condition is detected on the input clock during the validation time (i.e., if another set of 1111 or 0000 samples are detected), the LOS alarm remains asserted, and the validation time starts over. When the LOS alarm is finally released, the Si5320 exits digital hold mode and locks to the input clock. The LOS alarm is automatically set high at power-on and at every lowto-high transition of the RSTN/CAL pin. In these cases, the Si5320 undergoes a self-calibration before releasing the LOS alarm and locking to the input clock.

The Si5320 also provides an output indicating the digital hold status of the device, DH\_ACTV. The Si5320 only enters the digital hold mode upon the loss of the input clock. When this occurs, the LOS alarm will also be active. Therefore, applications that require monitoring of the status of the Si5320 need only monitor the CAL\_ACTV and either the LOS or DH\_ACTV outputs to know the state of the device.

#### <span id="page-18-0"></span>**2.7. Reset**

The Si5320 provides a Reset/Calibration pin, RSTN/ CAL, which resets the device and disables the outputs. When the RSTN/CAL pin is driven low, the internal circuitry enters into the reset mode, and all LVTTL outputs are forced into a high-impedance state. Also, the CLKOUT+ and CLKOUT- pins are forced to a nominal CML logic LOW and HIGH respectively (See [Figure 9\)](#page-18-2). This feature is useful for in-circuit test applications. A low-to-high transition on RSTN/CAL initializes all digital logic to a known condition and initiates self-calibration of the DSPLL. Upon completion of self-calibration, the DSPLL begins to lock to the clock input signal.



#### <span id="page-18-2"></span>**Figure 9. CLKOUT± Equivalent Circuit, RSTN/ CAL asserted LOW**

#### <span id="page-18-1"></span>**2.8. PLL Self-Calibration**

The Si5320 achieves optimal jitter performance by using self-calibration circuitry to set the VCO center frequency and loop gain parameters within the DSPLL. Internal circuitry generates self calibration automatically on powerup or after a loss of power condition. Selfcalibration can also be manually initiated by a low-tohigh transition on the RSTN/CAL input.

A self-calibration should be initiated after changing the state of the FEC[1:0] inputs.

Whether manually initiated or automatically initiated at powerup, the self-calibration process requires the presence of a valid input clock.

If the self-calibration is initiated without a valid clock present, the device waits for a valid clock before completing the self-calibration. The Si5320 clock output is set to the lower end of the operating frequency range while the device is waiting for a valid clock. After the clock input is validated, the calibration process runs to completion; the device locks to the clock input, and the clock output shifts to its target frequency. Subsequent losses of the input clock signal do not require recalibration. If the clock input is lost following selfcalibration, the device enters digital hold mode. When the input clock returns, the device re-locks to the input clock without performing a self-calibration. During the calibration process, the output clock frequency is indeterminate and may jump as high as 5% above the final locked value.



### <span id="page-19-0"></span>**2.9. Bias Generation Circuitry**

The Si5320 makes use of an external resistor to set internal bias currents. The external resistor allows precise generation of bias currents which significantly reduces power consumption and variation as compared with traditional implementations that use an internal resistor. The bias generation circuitry requires a 10 kΩ (1%) resistor connected between REXT and GND.

### <span id="page-19-1"></span>**2.10. Differential Input Circuitry**

The Si5320 provides a differential input for the clock input, CLKIN. This input is internally biased to a voltage of  $V_{ICM}$  (see [Table 2 on page 6\)](#page-5-0) and may be driven by a differential or single-ended driver circuit. For differential transmission lines, the termination resistor is connected externally as shown.

#### <span id="page-19-2"></span>**2.11. Differential Output Circuitry**

The Si5320 utilizes a current mode logic (CML) architecture to drive the differential clock output, CLKOUT.

For single-ended output operation, simply connect to either CLKOUT+ or CLKOUT-, and leave the unused signal unconnected.

#### <span id="page-19-3"></span>**2.12. Power Supply Connections**

The Si5320 incorporates an on-chip voltage regulator. The voltage regulator requires an external

compensation circuit of one resistor and one capacitor to ensure stability over all operating conditions.

Internally, the Si5320  $V<sub>DD33</sub>$  pins are connected to the on-chip voltage regulator input, and the  $V_{DD33}$  pins also supply power to the device's LVTTL I/O circuitry. The  $V<sub>DD25</sub>$  pins supply power to the core DSPLL circuitry and are also used for connection of the external compensation circuit.

The regulator's compensation circuit is in reality a resistor and a capacitor in series between the  $V_{DD25}$ node and ground. (See [Figure 5 on page 15](#page-14-0).) Typically, the resistor is incorporated into the capacitor's equivalent series resistance (ESR). The target RC time constant for this combination is 15 to 50  $\mu$ s. The capacitor used in the Si5320 evaluation board is a 33  $\mu$ F tantalum capacitor with an ESR of 0.8  $\Omega$ . This gives an RC time constant of 26.4 µs. The Venkel part number, TA6R3TCR336KBR, is an example of a capacitor that meets these specs.

To get optimal performance from the Si5320 device, the power supply noise spectrum must comply with the plot in [Figure 10](#page-19-4). This plot shows the power supply noise tolerance mask for the Si5320. The customer should provide a 3.3 V supply that does not have noise density in excess of the amount shown in the diagram. However, the diagram cannot be used as spur criteria for a power supply that contains single tone noise.



<span id="page-19-4"></span>**Figure 10. Power Supply Noise Tolerance Mask**



### <span id="page-20-0"></span>**2.13. Design and Layout Guidelines**

Precision clock circuits are susceptible to board noise and EMI. To take precautions against unacceptable levels of board noise and EMI affecting performance of the Si5320, consider the following:

- Power the device from  $3.3$  V since the internal regulator provides at least 40 dB of isolation to the  $V<sub>DD25</sub>$  pins (which power the PLL circuitry).
- Use an isolated local plane to connect the  $V_{DD25}$ pins. Avoid running signal traces over or below this plane without a ground plane in between.
- Route all I/O traces between ground planes as much as possible
- $\blacksquare$  Maintain an input clock amplitude in the 200 mV<sub>PP</sub> to 500 m $V_{PP}$  differential range.
- **Excessive high-frequency harmonics of the input** clock should be minimized. The use of filters on the input clock signal can be used to remove highfrequency harmonics.



### <span id="page-21-0"></span>**3. Pin Descriptions: Si5320**



B o tto m V ie w

**Figure 11. Si5320 Pin Configuration (Bottom View)**





Top View

**Figure 12. Si5320 Pin Configuration (Transparent Top View)**





#### **Table 11. Si5320 Pin Descriptions**



Pin#	<b>Pin Name</b>	I/O	<b>Signal Level</b>	<b>Description</b>
F1 G <sub>1</sub> H1	INFRQSEL[0] INFRQSEL[1] INFRQSEL[2]	$\mathsf{I}^*$	<b>LVTTL</b>	<b>Input Frequency Range Select.</b> Pins(INFRQSEL[2:0]) select the frequency range for the input clock, CLKIN. (See Table 3 on page 7.) $000$ = Reserved. $001 = 19$ MHz range. $010 = 38$ MHz range. $011 = 77$ MHz range. $100 = 155$ MHz range. $101 = 311$ MHz range. $110 = 622$ MHz range. $111 =$ Reserved.
F <sub>8</sub>	<b>LOS</b>	$\circ$	<b>LVTTL</b>	Loss-of-Signal (LOS) Alarm for CLKIN. Active high output indicates that the Si5320 has detected missing pulses on the input clock signal. The LOS alarm is cleared after either 100 ms or 13 seconds of a valid CLKIN clock input, depending on the setting of the VALTIME input.
D <sub>8</sub>	DH_ACTV	$\circ$	<b>LVTTL</b>	<b>Digital Hold Mode Active.</b> Active high output indicates that the DSPLL is in digital hold mode. Digital hold mode locks the current state of the DSPLL and forces the DSPLL to continue generation of the output clock with no additional phase or frequency information from the input clock.
H <sub>3</sub>	<b>RSTN/CAL</b>	$\mathsf{I}^*$	<b>LVTTL</b>	Reset/Calibrate. When low, the internal circuitry enters into the reset mode and all LVTTL outputs are forced into a high- impedance state. Also, the CLKOUT+ and CLKOUT- pins are forced to a nominal CML logic LOW and HIGH respectively. This feature is useful for in-circuit test applications. A low-to-high transition on RSTN/CAL initializes all digital logic to a known condition, enables the device outputs, and initiates self-calibration of the DSPLL. Upon completion of self-calibration, the DSPLL begins to lock to the selected clock input signal.
*Note: The LVTLL inputs on the Si5320 device have an internal pulldown mechanism that causes these inputs to default to a logic low state if the input is not driven from an external source.				

**Table 11. Si5320 Pin Descriptions (Continued)**





#### **Table 11. Si5320 Pin Descriptions (Continued)**







logic low state if the input is not driven from an external source.





### **Table 11. Si5320 Pin Descriptions (Continued)**



# <span id="page-28-0"></span>**4. Ordering Guide**





### <span id="page-29-0"></span>**5. Package Outline**

[Figure 13](#page-29-1) illustrates the package details for the Si5320. [Table 12](#page-29-2) lists the values for the dimensions shown in the illustration.



**Figure 13. 63-Ball Ceramic Ball Grid Array (CBGA)**

<span id="page-29-2"></span><span id="page-29-1"></span>

<b>Dimension</b>	<b>Description</b>	<b>Minimum</b>	<b>Nominal</b>	<b>Maximum</b>
A	<b>Total Package Height</b>	2.13	2.28	2.43
A <sub>1</sub>	Standoff	0.60	0.70	0.80
A2	Ceramic Thickness	0.88	0.98	1.08
A3	<b>Mold Cap Thickness</b>	0.55	0.60	0.65
b	Solder Ball Diameter	0.65	0.70	0.75
D	Ceramic Body Size	8.85	9.00	9.15
D <sub>1</sub>	Mold Cap Size	8.55	8.75	8.95
e	Solder Ball Pitch	1.00 BSC		
S	Pitch to Centerline	0.50 BSC		

**Table 12. Package Drawing Dimensions**



### <span id="page-30-0"></span>**6. 9x9 mm CBGA Card Layout**



**Table 13. Recommended Land Pattern Dimensions**



**Notes:**

- **1.** The Placement Courtyard is the minimum keep-out area required to assure assembly clearances.
- **2.** Pad Diameter is Copper Defined (Non-Solder Mask Defined/NSMD).
- **3.** OSP Surface Finish Recommended.
- **4.** Controlling dimension is millimeters.
- **5.** Land Pad Dimensions comply with IPC-SM-782 guidelines.
- **6.** Target solder paste volume per pad is 0.065 mm<sup>3</sup> ± 0.010 mm<sup>3</sup> (4000 mils<sup>3</sup> ± 600 mils<sup>3</sup>). Recommended stencil aperture dimensions to achieve target solder paste volume are 0.191 mm thick x 0.68±0.01 mm diameter, with a 0.025 mm taper.
- **7.** Recommended stencil type is chemically etched stainless steel with circularly tapered apertures.



# <span id="page-31-0"></span>**DOCUMENT CHANGE LIST**

### **Revision 2.0 to Revision 2.1**

- Updated Figure 8, "Recovery from Digital Hold," on [page 18](#page-17-5).
- Updated Figure 13, "63-Ball Ceramic Ball Grid Array (CBGA)," on page 30.
- Updated Table 12, "Package Diagram Dimensions," on page 30
- Added Figure 4, "Typical Si5320 Phase Noise [\(CLKIN = 155.52 MHz, CLKOUT = 622.08 MHz, and](#page-13-0)  Loop BW =  $800$  Hz)," on page 14

#### **Revision 2.1 to Revision 2.2**

- Updated ["2.7. Reset" on page 19](#page-18-0).
- Updated Table 12, "Package Diagram Dimensions," on page 30.

#### **Revision 2.2 to Revision 2.3**

■ Updated ["5. Package Outline" on page 30](#page-29-0).



# **NOTES:**



## <span id="page-33-0"></span>**CONTACT INFORMATION**

#### **Silicon Laboratories Inc.**

4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: productinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trade-marks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

