

uPOL Module

5A, High Efficiency uPOL Module

FEATURES:

- High Density uPOL Module
- 5A Output Current
- Input Voltage Range from 4.5 to 20V
- **Dutput Voltage Range** 1.9V to 5V for MUN12AD05-SMFH 0.6V to 1.8V for MUN12AD05-SMFL
- 92% Peak Efficiency(@Vin=12V)
- Enable / PGOOD Function
- **Force PWM Mode**
- Protections (Non-latching: OCP, OTP, SCP, OVP)
- Internal Soft Start
- Compact Size: 6mm*6mm*3.5mm(Max)
- **Ph-free for RoHS compliant**
- MSL 2, 250℃ Reflow

APPLICATIONS:

- Distributed Power Supply
- Server, Workstation, and Storage
- Networking and Datacom

TYPICAL APPLICATION CIRCUIT:

FIG. 1 TYPICAL APPLICATION CIRCUIT FIG. 2 HIGH DENSITY uPOL MODULE

MUN12AD05-SMF SERIES

GENERAL DESCRIPTION:

The uPOL module is non-isolated dc-dc converters that can deliver up to 5A of output current. The PWM switching regulator, high frequency power inductor are integrated in one hybrid package.

Instant PWM architecture to achieve fast transient responses. Other features include remote enable function, internal soft-start, non-latching over current protection and power good.

The low profile and compact size package $(6.0$ mm \times 6.0mm \times 3.5mm) is suitable for automated assembly by standard surface mount equipment. The uPOL module is Pb-free and RoHS compliance.

ORDER INFORMATION:

PIN CONFIGURATION:

TOP VIEW

PIN DESCRIPTION:

ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for extended periods of time. This stress may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. Input Supply Voltage and Output voltage range for MUN12AD05-SMFH application

2. Input Supply Voltage and Output voltage range for MUN12AD05-SMFL application
3. Rth(j_{choke}-a) is measured with the component mounted on an effective thermal cond

Rth(j_{choke}-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 30mm×30mm×1.6mm with 4 layers. The test condition is complied with JEDEC EIJ/JESD 51 Standards.

ELECTRICAL SPECIFICATIONS: (Cont.)

Conditions: TA = 25 ºC, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Vin=12V Vout=2.5V

 $Cin = 4.7uF/25V/1206x2$, $Cout = 47uF/6.3V/1206x3 \cdot 100nF/16V/0603x1$

TYPICAL PERFORMANCE CHARACTERISTICS: (1.0 VOUT)

Conditions: TA = 25 ºC, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin = 4.7uF/25V/1206×2, Cout = 47uF/6.3V/1206x3、100nF/16V/0603x1 The following figures provide the typical characteristic curves at 1.0Vout.

TYPICAL PERFORMANCE CHARACTERISTICS: (1.2 VOUT)

Conditions: TA = 25 ºC, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin = 4.7uF/25V/1206×2, Cout = 47uF/6.3V/1206x3、100nF/16V/0603x1 The following figures provide the typical characteristic curves at 1.2Vout.

TYPICAL PERFORMANCE CHARACTERISTICS: (1.8 VOUT)

Conditions: TA = 25 ºC, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin = 4.7uF/25V/1206×2, Cout = 47uF/6.3V/1206x3、100nF/16V/0603x1 The following figures provide the typical characteristic curves at 1.8Vout.

TYPICAL PERFORMANCE CHARACTERISTICS: (2.5 VOUT)

Conditions: TA = 25 ºC, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin = 4.7uF/25V/1206×2, Cout = 47uF/6.3V/1206x3、100nF/16V/0603x1 The following figures provide the typical characteristic curves at 2.5Vout.

TYPICAL PERFORMANCE CHARACTERISTICS: (3.3 VOUT)

Conditions: TA = 25 ºC, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin = 4.7uF/25V/1206×2, Cout = 47uF/6.3V/1206x3、100nF/16V/0603x1 The following figures provide the typical characteristic curves at 3.3Vout.

TYPICAL PERFORMANCE CHARACTERISTICS: (5 VOUT)

Conditions: TA = 25 ºC, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin = 4.7uF/25V/1206×2, Cout = 47uF/6.3V/1206x3、100nF/16V/0603x1 The following figures provide the typical characteristic curves at 5Vout.

APPLICATIONS INFORMATION: (Cont.)

INPUT FILTERING:

The module should be connected to a source supply of low AC impedance and high inductance in which line inductance can affect the module stability. An input capacitor must be placed as near as possible to the input pin of the module so to minimize input ripple voltage and ensure module stability.

OUTPUT FILTERING:

To reduce output ripple and improve the dynamic response as the step load changes, an additional capacitor at the output must be connected. Low ESR polymer and ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

LOAD TRANSIENT CONSIDERATIONS:

The MUN12AD05-SMF module adopts the instant PWM architecture to achieve good stability and fast transient responses. In applications with high step load current, adding 47pF Capacitor (CFB) in parallel with R_{FB1} may further speed up the load transient responses.

PROGRAMMING OUTPUT VOLTAGE:

The module has an internal 0.6V reference voltage. The output voltage can be programmed by the dividing resistor (R_{FB1} and R_{FB2}). The output voltage can be calculated by Equation 1, resistor choice may be referred TABLE 1.

VOUT (V) =
$$
0.6 \times \left(1 + \frac{R_{FBI}}{R_{FB2}}\right)
$$
 (EQ.1)

Vout	RFB1(Ohm)	RFB2 (Ohm)
1.0V	100k	150k
1.2V	100k	100k
1.8V	100k	50k
2.5V	100k	31.6k
3.3V	100k	22.1k
5.0V	100k	13.7k

TABLE 1 Resistor values for common output voltages

APPLICATIONS INFORMATION: (Cont.)

REFERENCE CIRCUIT FOR GENERAL APPLICATION:

Figure 39 show the module application schematics for input voltage +12V.

FIG.39 Reference Circuit for General Application

APPLICATIONS INFORMATION: (Cont.)

RECOMMENDATION LAYOUT GUIDE:

In order to achieve stable, low losses, less noise or spike, and good thermal performance some layout considerations are necessary. The recommendation layout is shown as Figure 40.

- 1. The ground connection between pin 1, 7, 8, 21 and PIN12 to15 should be a solid ground plane under the module. It can be connected one or more ground plane by using several Vias.
- 2. Place high frequency ceramic capacitors between pin 9 to 11 (VIN), and pin 7 to 8, pin 21 (PGND) for input side; and pin 2 to 5 (VOUT), and pin 7 to 8, pin21 (PGND) for output side, as close to module as possible to minimize high frequency noise.
- 3. Keep the R_{FBI} and R_{FB2} connection trace to the module pin 18 (FB) short.
- 4. Use large copper area for power path (VIN, VOUT, and GND) to minimize the conduction loss and enhance heat transferring. Also, use multiple Vias to connect power planes in different layer.
- 5. If the system chip interfacing with the pin 20 (EN) has a high impedance state at shutdown mode and the VIN pin is connected directly to a power source such as a Li-Ion battery. A 1MΩ pull down resistor should be placed between the enable pin and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.

FIG.40 Recommendation Layout

REFLOW PARAMETERS:

Lead-free soldering process is a standard of electronic products production. Solder alloys like Sn/Ag, Sn/Ag/Cu and Sn/Ag/Bi are used extensively to replace the traditional Sn/Pb alloy. Sn/Ag/Cu alloy (SAC) is recommended for this power module process. In the SAC alloy series, SAC305 is a very popular solder alloy containing 3% Ag and 0.5% Cu and easy to obtain. Figure 56 shows an example of the reflow profile diagram. Typically, the profile has three stages. During the initial stage from room temperature to 150°C, the ramp rate of temperature should not be more than 3°C/sec. The soak zone then occurs from 150°C to 200°C and should last for 60 to 120 seconds. Finally, keep at over 217°C for 60 seconds limit to melt the solder and make the peak temperature at the range from 240°C to 250°C. It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and one should adopt it for optimization according to various solder type and various manufacturers' formulae.

FIG.41 Recommendation Reflow Profile

PACKAGE OUTLINE DRAWING:

LAND PATTERN REFERENCE:

PACKING REFERENCE:

PACKING REFERENCE: (Cont.)

REVISION HISTORY:

