Triple buffer gate Rev. 6 — 11 December 2013

#### 1. **General description**

The 74HC3G34; 74HCT3G34 is a triple buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

#### Features and benefits 2.

- Wide supply voltage range from 2.0 V to 6.0 V
- Input levels:
  - For 74HC3G34: CMOS level
  - For 74HCT3G34: TTL level
- Complies with JEDEC standard no. 7 A
- Symmetrical output impedance
- High noise immunity
- Low-power dissipation
- Balanced propagation delays
- Multiple package options
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

#### **Ordering information** 3.

#### Table 1. **Ordering information**

Type number	Package				
	Temperature range	Name	Description	Version	
74HC3G34DP	–40 °C to +125 °C	TSSOP8			
74HCT3G34DP			body width 3 mm; lead length 0.5 mm		
74HC3G34DC	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads;	SOT765-1	
74HCT3G34DC			body width 2.3 mm		
74HC3G34GD	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads;	SOT996-2	
74HCT3G34GD			8 terminals; body $3 \times 2 \times 0.5$ mm		




### 4. Marking

Table 2. Marking	
Type number	Marking code <sup>[1]</sup>
74HC3G34DP	H34
74HCT3G34DP	T34
74HC3G34DC	P34
74HCT3G34DC	U34
74HC3G34GD	P34
74HCT3G34GD	U34


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

# 5. Functional diagram



# 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
1A, 2A, 3A	1, 3, 6	data input
1Y, 2Y, 3Y	7, 5, 2	data output
GND	4	ground (0 V)
V <sub>CC</sub>	8	supply voltage

# 7. Functional description

Table 4.   Function table [1]	
Input	Output
nA	nY
L	L
Н	Н

[1] H = HIGH voltage level; L = LOW voltage level.

### 8. Limiting values

### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC}$ + 0.5 V	<u>[1]</u> -	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC}$ + 0.5 V	<u>[1]</u> -	±20	mA
lo	output current	$V_{\rm O}$ = $-0.5$ V to (V_{\rm CC} + 0.5 V)	-	±25	mA
I <sub>CC</sub>	quiescent supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	[2] -	300	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For TSSOP8 package: above 55 °C the value of P<sub>tot</sub> derates linearly with 2.5 mW/K. For VSSOP8 package: above 110 °C the value of P<sub>tot</sub> derates linearly with 8 mW/K. For XSON8 package: above 118 °C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

# 9. Recommended operating conditions

### Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter Conditions		74HC3G34		74HCT3G34			Unit	
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
	and fall rate	$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

# **10. Static characteristics**

### Table 7.Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	–40 °C t	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
74HC3G3	4							
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	V
	voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	V
		$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	V
V <sub>OH</sub> HIGH-level output		$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	$I_O = -20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	1.9	2.0	-	1.9	-	V
		$I_O$ = –20 $\mu A;V_{CC}$ = 4.5 V	4.4	4.5	-	4.4	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	4.13	4.32	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.63	5.81	-	5.2	-	V
V <sub>OL</sub>	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	$I_O = 20 \ \mu\text{A}; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.33	-	0.4	V
1	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±1.0	-	±1.0	μA
СС	supply current	per input pin; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	10	-	20	μA
Ci	input capacitance		-	1.5	-	-	-	pF

**Triple buffer gate** 

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	_40 °C t	o +125 °C	Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
74HCT3G	i34							
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level output	$V_I = V_{IH} \text{ or } V_{IL}$						
	voltage	$I_O = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	4.13	4.32	-	3.7	-	V
V <sub>OL</sub>	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	$I_{O} = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	10	-	20	μA
$\Delta I_{CC}$	additional supply current	per input; $V_{CC}$ = 4.5 V to 5.5 V; $V_{I}$ = $V_{CC}$ – 2.1 V; $I_{O}$ = 0 A	-	-	375	-	410	μA
Cl	input capacitance		-	1.5	-	-	-	pF

 Table 7.
 Static characteristics ... continued

 Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at  $T_{amb} = 25 \text{ °C}$ .

# 11. Dynamic characteristics

### Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	–40 °C t	o +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
74HC3G	34								
t <sub>pd</sub>	propagation delay	nA to nY; see <u>Figure 5</u>	[2]						
		$V_{CC} = 2.0 V$		-	29	95	-	125	ns
		$V_{CC} = 4.5 V$		-	9	19	-	25	ns
		$V_{CC} = 6.0 V$		-	8	16	-	20	ns
tt	transition time	nY; see <u>Figure 5</u>	<u>[3]</u>						
		$V_{CC} = 2.0 V$		-	18	95	-	125	ns
		$V_{CC} = 4.5 V$		-	6	19	-	25	ns
		$V_{CC} = 6.0 V$		-	5	16	-	20	ns
$C_{PD}$	power dissipation capacitance	$V_I = GND$ to $V_{CC}$	<u>[4]</u>	-	10	-	-	-	pF

**Triple buffer gate** 

Symbol	Parameter	Conditions		–40 °C to +85 °C			–40 °C t	–40 °C to +125 °C		
				Min	Typ <mark>[1]</mark>	Max	Min	Max		
74HCT3	G34						1			
t <sub>pd</sub> propagation delay		nA to nY; see Figure 5	[2]							
		$V_{CC} = 4.5 V$		-	10	23	-	29	ns	
tt	transition time	nY; $V_{CC}$ = 4.5 V; see <u>Figure 5</u>	[3]	-	6	19	-	25	ns	
C <sub>PD</sub>	power dissipation capacitance	$V_{I}$ = GND to $V_{CC}$ – 1.5 V	<u>[4]</u>	-	9	-	-	-	pF	

#### Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6.

[1] All typical values are measured at  $T_{amb} = 25 \ ^{\circ}C$ .

- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3]  $t_t$  is the same as  $t_{TLH}$  and  $t_{THL}$ .
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 


 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

# 12. Waveforms



#### Table 9. Measurement points


Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC3G34	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT3G34	1.3 V	1.3 V

74HC\_HCT3G34 Product data sheet

### **NXP Semiconductors**

# 74HC3G34; 74HCT3G34

### Triple buffer gate




### Table 10. Test data

Туре	Input		Load		S1 position
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>
74HC3G34	GND to V <sub>CC</sub>	≤ 6 ns	50 pF	1 kΩ	open
74HCT3G34	GND to 3 V	≤ 6 ns	50 pF	1 kΩ	open

**Triple buffer gate** 

# 13. Package outline



### Fig 7. Package outline SOT505-2 (TSSOP8)

All information provided in this document is subject to legal disclaimers.

**Triple buffer gate** 





Fig 8. Package outline SOT765-1 (VSSOP8)

All information provided in this document is subject to legal disclaimers.

**Triple buffer gate** 



XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 3 x 2 x 0.5 mm

Package outline SOT996-2 (XSON8) Fig 9.

All information provided in this document is subject to legal disclaimers.

# 14. Abbreviations

Table 11. Abbreviations				
Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

# 15. Revision history

ry			
Release date	Data sheet status	Change notice	Supersedes
20131211	Product data sheet	-	74HC_HCT3G34 v.5
<ul> <li>For type num</li> </ul>	bers 74HC3G34GD and 74HC	T3G34GD XSON8L	J has changed to XSON8.
20090507	Product data sheet	-	74HC_HCT3G34 v.4
20060309	Product data sheet	-	74HC_HCT3G34 v.3
20030519	Product specification	-	74HC_HCT3G34 v.2
20030210	Product specification	-	74HC_HCT3G34 v.1
20031003	Product specification	-	-
	Release date           20131211           • For type num           20090507           20060309           20030519           20030210	Release dateData sheet status20131211Product data sheet• For type numbers 74HC3G34GD and 74HC20090507Product data sheet20060309Product data sheet20030519Product specification20030210Product specification	Release dateData sheet statusChange notice20131211Product data sheet-• For type numbers 74HC3G34GD and 74HCT3G34GD XSON8U20090507Product data sheet20060309Product data sheet20030519Product specification20030210Product specification

# 16. Legal information

### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Product data sheet

### **Triple buffer gate**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

13 of 14

Triple buffer gate

### **18. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Marking 2
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning 2
6.2	Pin description 3
7	Functional description 3
8	Limiting values 3
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 5
12	Waveforms 6
13	Package outline 8
14	Abbreviations 11
15	Revision history 11
16	Legal information
16.1	Data sheet status 12
16.2	Definitions 12
16.3	Disclaimers
16.4	Trademarks 13
17	Contact information 13
18	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 11 December 2013 Document identifier: 74HC\_HCT3G34